VIDYA JYOTHI INSTITUTE OF TECHNOLOGY

(An Autonomous Institution)

Aziz Nagar Gate, C.B. Post, Hyderabad - 500 075, Telangana.



M.Tech ACADEMIC COURSE STRUCTURE & SYLLABI (R19)

For

Electronics and Communication Engineering

VIDYA JYOTHI INSTITUTE OF TECHNOLOGY, AUTONOMOUS DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

COURSE STRUCTURE FOR M.TECH (VLSI System Design)

I Semester

S.No	Category	Course Title	Int.	Ext.	L	Τ	P	С
			marks	marks				
1.	19D4CS1101	VLSI Technology	30	70	4	0	0	4
2.	19D4CS1102	CMOS Analog Integrated Circuit Design	30	70	4	0	0	4
3.	19D4CS1103	CMOS Digital Integrated Circuit Design	30	70	4	0	0	4
4.	19D4E11101	Advanced Digital System Design			3	0	0	3
	19D4E11102 19D4E11103	Hardware Software Co-Design	30	70				
		Device Modeling						
5.	19D4E21101	Embedded System Design			3	0	0	3
	19D4E21102 19D4E21103	Advanced Computer Architecture	30	70				
	1704221105	Digital Signal Processors & Architectures						
6.	191EOE1101	*Open Elective – I	30	70	3	0	0	3
7.	19D4LB1101		30	70	0	0	3	2
		Digital IC Design Lab	50	10				
8.	19D4SM1101	Seminar	100	0	0	0	3	2
		Total	310	490	21	0	6	25

II Semester

S. No	Category	Course Title	Int.	Ext.	L	Т	Р	C
			marks	marks				
1.	19D4CS1201	CMOS Mixed Signal Circuit Design	30	70	4	0	0	4
2.	19D4CS1202	Low Power VLSI Design	30	70	4	0	0	4
3.	19D4CS1203	Design for Testability	30	70	4	0	0	4
4.	19D4E31201	CAD for VLSI Circuits			3	0	0	3
	19D4E31202 19D4E31203	Scripting Languages	30	70				
	1704231203	VLSI Signal Processing						
5.	19D4E41201	Full custom IC Design			3	0	0	3
	19D4E41202 19D4E41203	System On Chip Architecture	30	70				
	170 12 11 203	Semiconductor Memory Design & Testing						
6.	191EOE1201	*Open Elective – II	30	70	3	0	0	3
7.	19D4LB1201	Analog IC Design Lab	30	70	0	0	3	2
8.	19D4SM1201	Seminar	100	0	0	0	3	2
		Total	310	490	21	0	6	25

III Semester

		Course Title	Int. marks	Ext. marks	L	Τ	Р	С
1.	19DDCS1207	Technical Paper Writing	100	0	0	3	0	2
2.	19D4CV2102	Comprehensive Viva-Voce	0	100	0	0	0	4
3.	19D4PW2101	Project work Review II	100	0	0	0	22	8
		Total	200	100	0	3	22	14

IV Semester

		Course Title	Int. marks	Ext.	L	Т	Р	С
				marks				
1.	19D4PW2202	Project work Review III	100	0	0	0	24	8
2.	19D4PW2201	Project Evaluation (Viva-Voce)	0	100	0	0	0	16
		Total	100	100	0	0	24	24

*Open Elective subjects must be chosen from the list of open electives offered by OTHER departments.

VLSI TECHNOLOGY (PC-1)

M.Tech I Year I Semester

UNIT –I

Review of Microelectronics and Introduction to MOS Technologies: MOS, CMOS, BiCMOS Technology. Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits: Ids – Vds relationships, Threshold Voltage VT, Gm, Gds and ωo , Pass Transistor, MOS, CMOS & Bi CMOS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in CMOS circuits.

UNIT –II

Layout Design and Tools: Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools.

Logic Gates & Layouts: Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays.

UNIT –III

Overview of semiconductor industry, Stages of Manufacturing, Process and product trends, Crystal growth, Basic wafer fabrication operations, process yields, Semiconductor material preparation, Basic wafer fabrication operations, Yield measurement, Contamination sources, Clean room construction, Oxidation and Photolithography, Doping and Depositions, Metallization.Ten step patterning process, Photoresists, physical properties of photoresists, Storage and control of photoresists, photo masking process, Hard bake, develop inspect, Dry etching Wet etching, resist stripping

UNIT –IV

Doping and depositions: Diffusion process steps, deposition, Drive-in oxidation, Ion implantation-1, Ion implantation-2, CVD basics, CVD process steps, Low pressure CVD systems, Plasma enhanced CVD systems, Vapour phase epitoxy, molecular beam epitaxy.

UNIT –V

Design rules and Scaling, BICMOS ICs: Choice of transistor types, pnp transistors, Resistors, capacitors, Packaging: Chip characteristics, package functions, package operations

TEXT BOOKS:

- 1. Peter Van Zant, "Microchip fabrication", McGraw Hill, 1997.
- 2. C.Y. Chang and S.M. Sze, "ULSI technology", McGraw Hill, 2000

- 1. Muhammad H Rashid, "Micro Electronics circuits Analysis and Design", 2nd Edition, CENAGE Learning, 2011.
- 2. Eugene D. Fabricius, "Introduction to VLSI design", McGraw Hill, 1999
- 3. Wani-Kai Chen (editor), "The VLSI Hand book", CRI/IEEE press, 2000
- 4. S.K. Gandhi, "VLSI Fabrication principles", John Wiley and Sons, NY, 1994

CMOS ANALOG INTEGRATED CIRCUIT DESIGN (PC-2)

M.Tech I Year I Semester

UNIT –I

MOS Devices and Modeling: The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device Modeling - Simple MOS Large-Signal Model, Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model.

UNIT -II

Analog CMOS Sub-Circuits: MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

UNIT -III

CMOS Amplifiers: Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain Amplifiers Architectures.

UNIT -IV

CMOS Operational Amplifiers: Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power- Supply Rejection Ratio of Two-Stage Op Amps, Cascode Op Amps, Measurement Techniques of OP Amp.

UNIT -V

Comparators: Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

TEXT BOOKS:

- 1. Philip E. Allen and Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press, International 2nd Edition/Indian Edition, 2010.
- 2. Paul R. Gray, Paul J. Hurst, S. Lewis and R. G. Meyer, "Analysis and Design of Analog Integrated Circuits", Wiley India, 5th Edition, 2010.

- 1. David A. Johns, Ken Martin, "Analog Integrated Circuit Design", Wiley Student Edition, 2013.
- 2. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", TMH Edition. Baker, Li and Boyce, "CMOS: Circuit Design, Layout and Simulation", PHI.

CMOS DIGITAL INTEGRATED CIRCUIT DESIGN (PC-3)

M.Tech I Year I Semester

UNIT –I:

MOS Design:

Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

UNIT –II:

Combinational MOS Logic Circuits:

MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

UNIT –III:

Sequential MOS Logic Circuits:

Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flipflop.

UNIT –IV:

Dynamic Logic Circuits:

Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

UNIT –V:

Semiconductor Memories:

Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory- NOR flash and NAND flash.

TEXT BOOKS:

- 1. Digital Integrated Circuit Design Ken Martin, Oxford University Press, 2011.
- CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH 3rd Ed. 2011

TMH, 3rd Ed., 2011.

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Digital Integrated Circuits A Design Perspective, Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2nd Ed., PHI.

ADVANCED DIGITAL SYSTEM DESIGN (PE-1)

M.Tech I Year I Semester

UNIT - I

Processor Arithmetic: Two's Complement Number System - Arithmetic Operations; Fixed point Number System; Floating Point Number system - IEEE 754 format, Basic binary codes.

UNIT - II

Combinational circuits: CMOS logic design, Static and dynamic analysis of Combinational circuits, timing hazards. Functional blocks - Decoders, Encoders, Three-state devices, Multiplexers, Parity circuits, Comparators, Adders, Subtractors, Carrylook- ahead adder – timing analysis. Combinational multiplier structures.

UNIT - III

Sequential Logic: Latches and Flip-Flops, Sequential logic circuits - timing analysis (Set up and hold times), State machines - Mealy & Moore machines, Analysis, FSM design using D Flip-Flops, FSM optimization and partitioning; Synchronizers and metastability. FSM Design examples: Vending machine, Traffic light controller, Washing machine.

UNIT - IV

Subsystem Design using Functional Blocks (1): Design (including Timing Analysis) of different logical blocks of varying complexities involving mostly combinational circuits:

- ALU
- 4-bit combinational multiplier
- Barrel shifter
- Simple fixed point to floating point encoder
- Dual Priority encoder
- Cascading comparators

UNIT - V

Subsystem Design using Functional Blocks (2): Design, (including Timing Analysis) of different logical blocks of different complexities involving mostly sequential circuits:

- Pattern (sequence) detector •
- Programmable Up-down counter
- Round robin arbiter with 3 requesters
- Process Controller
- FIFO

TEXT BOOKS:

- 1. John F. Wakerly, "Digital Design", Prentice Hall, 3rd Edition, 2002
- 2. Digital Systems Testing and Testable Design MironAbramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
- 3. Logic Design Theory N. N. Biswas, PHI

*Note1: VHDL and ABEL are not part of this course.

*Note2: SSI & MSI ICs listed in data books are not part of this course.

- Switching and Finite Automata Theory Z. Kohavi , 2nd Ed., 2001, TMH
 Digital Design Morris Mano, M.D.Ciletti, 4th Edition, PHI.
- 3. Digital Circuits and Logic Design Samuel C. Lee, PHI

HARDWARE SOFTWARE CO-DESIGN (PE-1)

M.Tech I Year I Semester

UNIT –I

Co- Design Issues: Co- Design Models, Architectures, Languages, A Generic Co-design Methodology.

Co- Synthesis Algorithms: Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

UNIT –II

Prototyping and Emulation: Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure.

Target Architectures: Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT –III

Compilation Techniques and Tools for Embedded Processor Architectures: Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

UNIT –IV

Design Specification and Verification: Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

UNIT –V

Languages for System – Level Specification and Design-I: System – level specification, design representation for system level synthesis, system level specification languages,

Languages for System – Level Specification and Design-II: Heterogeneous specifications and multi-language co-simulation, the cosyma system and lycos system.

- 1. Jorgen Staunstrup, "Hardware / Software Co- Design Principles and Practice", Wayne Wolf 2009, Springer.
- 2. Giovanni De Micheli, Mariagiovanna Sami, "Hardware / Software Co- Design", 2002, Kluwer Academic Publishers

REFERENCE BOOKS:

1. Patrick R. Schaumont, "A Practical Introduction to Hardware/Software Co-design", 2010, Springer

DEVICE MODELING (PE-1)

M.Tech I Year I Semester

UNIT - I

MOS Capacitor: Energy band diagram of Metal-Oxide-Semiconductor contacts, Mode of Operations: Accumulation, Depletion, Mid gap, and Inversion, 1D Electrostatics of MOS, Depletion Approximation, Accurate Solution of Poisson's Equation.

UNIT - II

MOS Capacitor Characteristics and Non idealities: CV characteristics of MOS, LFCV and HFCV, Non- idealities in MOS, oxide fixed charges, interfacial charges.

UNIT - III

The MOS transistor: Small signal modeling for low frequency and High frequency, Pao-Sah and Brews models; Short channel effects in MOS transistors.

UNIT - IV

The bipolar transistor: Eber's-Moll model; charge control model; small-signal models for low and high frequency and switching characteristics.

UNIT - V

FinFETs: I-V characteristics, device capacitances, parasitic effects of extension regions, performance of simple combinational gates and amplifiers, novel circuits using FinFETs and GAA devices.

TEXT BOOKS:

- 1. S. M. Sze, "Physics of Semiconductor Devices", 2nd Edition, Wiley Eastern, 1981.
- 2. Y. P. Tsividis, "Operation and Modelling of the MOS Transistor", McGraw-Hill, 1987.
- 3. E. Takeda, "Hot-carrier Effects in MOS Transistors", Academic Press, 1995.
- 4. P. Colinge, "FinFETs and Other Multi-Gate Transistors", Springer. 2009

- 1. Physics of Semiconductor Devices Sze S. M, 2nd Edition, Mcgraw Hill, New York, 1981.
- 2. Introduction to Device Modeling and Circuit Simulation Tor A. Fijedly, Wiley-Interscience, 1997.
- Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011

EMBEDDED SYSTEM DESIGN (PE-2)

M.Tech I Year I Semester

UNIT-I

Introduction to Embedded Systems: Embedded Vs General Computing Systems- Historyclassifications- applications- characteristics- quality attributes- Design metrics - challenges. Embedded Hardware: Processor embedded into a system- Processor selection- embedded hardware units and devices.

UNIT-II

Embedded Software: An overview of programming languages- challenges and issues related to embedded software development. Co-design-development process: Design cycle - Embedded software development tools-Target Machines - Linker/Locators - Embedded Software on Target system -Issues in co-design

UNIT-III

ARM[®] Cortex[™]-M0+ processor: Overview-Architecture- Features- interfaces- figurable options-Modes of operation and Execution and Instruction Set- FRDM KL25Z Architecture - Interfacing of I/O devices with FRDM KL25Z

UNIT-IV

RTOS based Embedded System Design: Operating system basics – types of operating systemstasks-process and threads- multiprocessing and multitasking-task scheduling-Communicationshared memory- memory passing-remote procedure calls and sockets-device drivers-how to choose RTOS.

UNIT-V

Communication protocols: Network Embedded Systems- Serial Bus Protocols- Parallel Bus Device Protocols, Parallel Communication Network Using ISA,PCI, PIC-X and Advanced Buses-Internet Enabled Systems, Network protocols- Wireless and Mobile System Protocols.

TEXT BOOKS:

1. Shibu K.V, "Introduction to Embedded Systems", McGraw Hill.

- 1. Raj Kamal, "Embedded Systems", TMH.
- 2. Frank Vahid, Tony Givargis, "Embedded System Design", John Wiley.
- 3. Lyla, "Embedded Systems", Pearson, 2013
- 4. David E. Simon, "An Embedded Software Primer", Pearson Education.

ADVANCED COMPUTER ARCHITECTURE (PE-2)

M.Tech I Year I Semester

UNIT- I

Fundamentals of Computer Design: Fundamentals of Computer design, Changing faces of computing and task of computer designer, Technology trends, Cost price and their trends, measuring and reporting performance, quantitative principles of computer design, Amdahl's law. Instruction set principles and examples- Introduction, classifying instruction set- memory addressing- type and size of operands, operations in the instruction set.

UNIT – II

Pipelines: Introduction ,basic RISC instruction set ,Simple implementation of RISC instruction set, Classic five stage pipe line for RISC processor, Basic performance issues in pipelining, Pipeline hazards, Reducing pipeline branch penalties.

Memory Hierarchy Design: Introduction, review of ABC of cache, Cache performance, Reducing cache miss penalty, Virtual memory.

UNIT - III

Instruction Level Parallelism the Hardware Approach: Instruction-Level parallelism, Dynamic scheduling, Dynamic scheduling using Tomasulo's approach, Branch prediction, high performance instruction delivery- hardware based speculation.

ILP Software Approach: Basic compiler level techniques, static branch prediction, VLIW approach, Exploiting ILP, Parallelism at compile time, Cross cutting issues -Hardware verses Software.

UNIT – IV

Multi Processors and Thread Level Parallelism: Multi Processors and Thread level Parallelism- Introduction, Characteristics of application domain, Systematic shared memory architecture, Distributed shared – memory architecture, Synchronization.

$\mathbf{UNIT} - \mathbf{V}$

Inter Connection and Networks: Introduction, Interconnection network media, Practical issues in interconnecting networks, Examples of inter connection, Cluster, Designing of clusters. **Intel Architecture:** Intel IA- 64 ILP in embedded and mobile markets Fallacies and pit falls

1. John L. Hennessy, David A. Patterson, "Computer Architecture: A Quantitative Approach", 3rd Edition, An Imprint of Elsevier.

- 1. John P. Shen and Miikko H. Lipasti, "Modern Processor Design : Fundamentals of Super Scalar Processors",
- 2. Kai Hwang, Faye A.Brigs., "Computer Architecture and Parallel Processing", McGraw Hill.,
- 3. DezsoSima, Terence Fountain, Peter Kacsuk , "Advanced Computer Architecture A Design Space Approach", Pearson Education.

DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES (PE-2)

M.Tech I Year I Semester

UNIT –I:

Introduction to Digital Signal Processing:

Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

Computational Accuracy in DSP Implementations:

Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

UNIT –II:

Architectures for Programmable DSP Devices:

Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

UNIT -III:

Programmable Digital Signal Processors:

Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

UNIT –IV:

Analog Devices Family of DSP Devices:

Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor. Introduction to Black fin Processor - The Black fin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

UNIT –V:

Interfacing Memory and I/O Peripherals to Programmable DSP Devices:

Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

- 1. Digital Signal Processing Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
- 2. A Practical Approach To Digital Signal Processing K Padmanabhan, R. Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009
- 3. Embedded Signal Processing with the Micro Signal Architecture: Woon-Seng Gan, Sen M. Kuo, Wiley-IEEE Press, 2007

- 1. Digital Signal Processors, Architecture, Programming and Applications B. Venkataramani and M. Bhaskar, 2002, TMH.
- 2. Digital Signal Processing Jonatham Stein, 2005, John Wiley.
- 3. DSP Processor Fundamentals, Architectures & Features Lapsley et al. 2000, S. Chand & Co.
- 4. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI
- 5. The Scientist and Engineer's Guide to Digital Signal Processing by Steven W. Smith, Ph.D., California Technical Publishing, ISBN 0-9660176-3-3, 1997
- 6. Embedded Media Processing by David J. Katz and Rick Gentile of Analog Devices, Newnes, ISBN 0750679123, 2005

INTERNET OF THINGS (OE-1)

M.Tech I year I semester

UNIT I: Introduction to IoT

Evolution of Internet of Things – Enabling Technologies – IoT Architectures: one M2M, IoT World Forum (IoTWF) and Alternative IoT models – Simplified IoT Architecture and Core IoT Functional Stack — Fog, Edge and Cloud in IoT – Functional blocks of an IoT ecosystem – Sensors, Actuators, Smart Objects and Connecting Smart Objects

UNIT II: Protocols for Access in IoT

IoT Access Technologies: Physical and MAC layers, topology and Security of IEEE 802.15.4, 802.15.4g, 802.15.4e, 1901.2a, 802.11ah and LoRaWAN – Network Layer: IP versions, Constrained Nodes and Constrained Networks – Optimizing IP for IoT: From 6LoWPAN to 6Lo, Routing over Low Power and Lossy Networks – Application Transport Methods: Supervisory Control and Data Acquisition – Application Layer Protocols: CoAP and MQTT

UNIT III: Cots Boards & Development

Design Methodology – Embedded computing logic – Microcontroller, System on Chips – IoT system building blocks – Arduino – Board details, IDE programming – Raspberry Pi – Interfaces and Raspberry Pi with Python Programming.

UNIT IV: Data Analytics in IoT

Structured Vs Unstructured Data and Data in Motion Vs Data in Rest – Role of Machine Learning – No SQL Databases – Hadoop Ecosystem – Apache Kafka, Apache Spark – Edge Streaming Analytics and Network Analytics – Xively Cloud for IoT, Python Web Application Framework – Django – AWS for IoT – System Management with NETCONF-YANG

UNIT V: Applications of IoT

Cisco IoT system – IBM Watson IoT platform – Manufacturing – Converged Plant wide Ethernet Model (CPWE) – Power Utility Industry – Grid Blocks Reference Model – Smart and Connected Cities: Layered architecture, Smart Lighting, Smart Parking Architecture and Smart Traffic Control

TEXTBOOK:

 David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Rob Barton and Jerome Henry, —IoT Fundamentals: Networking Technologies, Protocols and Use Cases for Internet of Things, Cisco Press, 2017

REFERENCES:

- 1. Arshdeep Bahga, Vijay Madisetti, —Internet of Things A hands-on approach, Universities Press, 2015
- 2. Olivier Hersent, David Boswarthick, Omar Elloumi, —The Internet of Things Key applications and Protocols, Wiley, 2012 (for Unit 2).
- 3. Jan Ho[•] ller, Vlasios Tsiatsis , Catherine Mulligan, Stamatis , Karnouskos, Stefan Avesand. David Boyle, "From Machine-to-Machine to the Internet of Things Introduction to a New Age of Intelligence", Elsevier, 2014.
- 4. Dieter Uckelmann, Mark Harrison, Michahelles, Florian (Eds), —Architecting the Internet of Things, Springer, 2011.
- 5. Michael Margolis, Arduino Cookbook, Recipes to Begin, Expand, and Enhance Your Projects, 2nd Edition, O'Reilly Media, 2011.

DIGITAL IC DESIGN LAB

M.Tech I Year I Semester

Part –I

Programming can be done using any complier. Down load the programs on FPGA/CPLD boards and performance testing may be done using pattern generator (32 channels) and logic analyzer apart from verification by simulation with any of the front end tools.

- **1.** HDL code to realize all the logic gates
- **2.** Design and Simulation of adder, Serial Binary Adder, Multi Precession Adder, Carry Look Ahead Adder.
- **3.** Design of 2-to-4 decoder
- 4. Design of 8-to-3 encoder (without and with parity)
- 5. Design of 8-to-1 multiplexer
- 6. Design of 4 bit binary to gray converter
- 7. Design of Multiplexer/ Demultiplexer, comparator
- **8.** Design of Full adder using 3 modeling styles
- 9. Design of flip flops: SR, D, JK, T
- **10.** Design of 4-bit binary, BCD counters (synchronous/ asynchronous reset) or any sequence counter
- **11.** Design of a N- bit Register of Serial- in Serial –out, Serial in parallel out, Parallel in Serial out and Parallel in Parallel Out.
- 12. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
- 13. Design of 4- Bit Multiplier, Divider.
- **14.** Design of ALU to Perform ADD, SUB, AND-OR, 1's and 2's Compliment, Multiplication and Division.
- 15. Design of Finite State Machine.

Note: Implementing the above designs on Xilinx/Altera/Cypress/equivalent based FPGA/CPLD kits

Part –II

- 1. Static and Dynamic Characteristics of CMOS Inverter
- **2.** Implementation of EX-OR gate using complementary CMOS, Psedo-NMOS, Dynamic and domino logic style
- **3.** Implementation of Full Adder using Transmission Gates

CMOS MIXED SIGNAL CIRCUIT DESIGN (PC - 4)

M.Tech I Year II Semester

UNIT - I

Switched Capacitor Circuits: Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

UNIT - II

Phased Lock Loop (PLL): Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications

UNIT - III

Data Converter Fundamentals: DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters

UNIT - IV

Nyquist Rate A/D Converters: Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Time- interleaved converters.

UNIT - V

Oversampling Converters: Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A

- 1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", TMH Edition, 2002
- 2. Philip E. Allen and Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press, International Second Edition/Indian Edition, 2010.
- David A. Johns, Ken Martin, "Analog Integrated Circuit Design", Wiley Student Edition, 2013

- 1. Rudy Van De Plassche, "CMOS Integrated Analog-to- Digital and Digital-to-Analog converters", Kluwer Academic Publishers, 2003
- 2. Richard Schreier, "Understanding Delta-Sigma Data converters", Wiley Interscience, 2005.
- 3. R. Jacob Baker, "CMOS Mixed-Signal Circuit Design", Wiley Interscience, 2009.

LOW POWER VLSI DESIGN (PC - 5)

M.Tech I Year II Semester

UNIT – I

Fundamentals: Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects –Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.

UNIT – II

Low-Power Design Approaches: Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches.

Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures, Mask level Measures.

UNIT – III

Low-Voltage Low-Power Adders: Introduction, Standard Adder Cells, CMOS Adder's Architectures– Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low- Voltage Low-Power Design Techniques –Trends of Technology and Power Supply Voltage, Low- Voltage Low-Power Logic Styles.

UNIT – IV

Low-Voltage Low-Power Multipliers: Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

UNIT - V

Low-Voltage Low-Power Memories: Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low- Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

- 1. Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", TMH, 2011.
- 2. Kiat-Seng Yeo, Kaushik Roy, "Low-Voltage, Low-Power VLSI Subsystems", TMH Professional Engineering.

- 1. Ming-BO Lin, "Introduction to VLSI Systems: A Logic, Circuit and System Perspective", CRC Press, 2011
- 2. Anantha Chandrakasan, "Low Power CMOS Design", IEEE Press/Wiley International, 1998.
- 3. Kaushik Roy, Sharat C. Prasad, "Low Power CMOS VLSI Circuit Design", John Wiley & Sons, 2000.
- 4. Gary K. Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic Press, 2002.
- 5. A. Bellamour, M. I. Elamasri, "Low Power CMOS VLSI Circuit Design", Kluwer Academic Press, 1995.
- 6. Siva G. Narendran, Anatha Chandrakasan, "Leakage in Nanometer CMOS Technologies" Springer, 2005.

DESIGN FOR TESTABILITY (PC - 6)

M.Tech I Year II Semester

UNIT – I

Introduction to Testing: Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.

UNIT - II

Logic and Fault Simulation: Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation, ATPG.

UNIT - III

Testability Measures: SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

UNIT - IV

Built-In Self-Test: The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per- Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

UNIT - V

Boundary Scan Standard: Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

TEXT BOOK:

1. M.L. Bushnell, V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits" Kluwer Academic Publishers.

- 1. M. Abramovici, M. A. Breuer and A.D Friedman, "Digital Systems and Testable Design", Jaico Publishing House.
- 2. P.K. Lala, "Digital Circuits Testing and Testability", Academic Press.

CAD FOR VLSI CIRCUITS (PE-3)

M.Tech I Year II Semester

UNIT -I:

VLSI Physical Design Automation:

VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles;

UNIT -II:

Partitioning, Floor Planning, Pin Assignment and Placement:

Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing, Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments, Placement – Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms;

UNIT -III:

Global Routing and Detailed Routing:

Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms;

UNIT -IV:

Physical Design Automation of FPGAs:

FPGA Technologies, Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-Segmented model, Routing Algorithms for the Segmented Model;

Physical Design Automation of MCMs:

Introduction to MCM Technologies, MCM Physical Design Cycle.

UNIT -V:

Chip Input and Output Circuits:

ESD Protection, Input Circuits, Output Circuits and noise, On-chip clock Generation and Distribution, Latch-up and its prevention.

- 1. Algorithms for VLSI Physical Design Automation by Naveed Shervani, 3rd Edition, 2005, Springer International Edition.
- 2. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3rd Ed., 2011.

- 1. VLSI Physical Design Automation-Theory and Practice by Sadiq M Sait, Habib Youssef, World Scientific.
- 2. Algorithms for VLSI Design Automation, S. H. Gerez, 1999, Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd.
- 3. VLSI Physical Design Automation by Sung Kyu Lim, Springer International Edition.

SCRIPTING LANGUAGES (PE - 3)

M.Tech I Year II Semester

UNIT - I

Introduction to Scripts and Scripting: Characteristics and uses of scripting languages, Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built- in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.

UNIT - II

Advanced PERL: Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems, Security issues.

UNIT - III

TCL: The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.

UNIT - IV

Advanced TCL: The eval, source, exec and up-level commands, Libraries and packages, Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts- and-bolts' internet programming, Security issues, running untrusted code, The C interface.

UNIT - V

TK and JavaScript: Visual tool kits, Fundamental concepts of TK, TK by example, Events and bindings, Geometry managers, PERL-TK. JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script core language, Basic concepts of Python.

Object Oriented Programming Concepts (Qualitative Concepts Only): Objects, Classes, Encapsulation, Data Hierarchy.

- 1. David Barron, "The World of Scripting Languages", Wiley Student Edition, 2010.
- 2. Brent Welch, Ken Jones and Jeff Hobbs, "Practical Programming in Tcl and Tk", Fourth edition.
- 3. Herbert Schildt, "Java the Complete Reference", 7th Edition, TMH.

- 1. Clif Flynt, "Tcl/Tk: A Developer's Guide", 2003, Morgan Kaufmann Series.
- 2. John Ousterhout, "Tcl and the Tk Toolkit", 2nd Edition, 2009, Kindel Edition.
- 3. Wojciech Kocjan and Piotr Beltowski, "Tcl 8.5 Network Programming book", Packt Publishing.
- 4. Bert Wheeler, "Tcl/Tk 8.5 Programming Cookbook", 2011, Packt Publishing Limited.

VLSI SIGNAL PROCESSING (PE-3)

M.Tech I Year II Semester

UNIT -I:

Introduction to DSP:

Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms

Pipelining and Parallel Processing:

Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power

Retiming:

Introduction – Definitions and Properties – Solving System of Inequalities – Retiming Techniques

UNIT –II:

Folding and Unfolding:

Folding: Introduction -Folding Transform - Register minimization Techniques – Register minimization in folded architectures – folding of multirate systems

Unfolding: Introduction – An Algorithm for Unfolding – Properties of Unfolding – critical Path, Unfolding and Retiming – Applications of Unfolding

UNIT -III:

Systolic Architecture Design:

Introduction – Systolic Array Design Methodology – FIR Systolic Arrays – Selection of Scheduling Vector – Matrix Multiplication and 2D Systolic Array Design – Systolic Design for Space Representations contain Delays

UNIT -IV:

Fast Convolution:

Introduction – Cook-Toom Algorithm – Winogard algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection

UNIT -V:

Low Power Design:

Scaling Vs Power Consumption –Power Analysis, Power Reduction techniques – Power Estimation Approaches Programmable DSP: Evaluation of Programmable Digital Signal Processors, DSP Processors for Mobile and Wireless Communications, Processors for Multimedia Signal Processing

- 1. VLSI Digital Signal Processing- System Design and Implementation Keshab K. Parhi, 1998, Wiley Inter Science.
- 2. VLSI and Modern Signal Processing Kung S. Y, H. J. While House, T. Kailath, 1985, Prentice Hall.

- 1. Design of Analog Digital VLSI Circuits for Telecommunications and Signal Processing Jose E. France, Yannis Tsividis, 1994, Prentice Hall.
- 2. VLSI Digital Signal Processing Medisetti V. K, 1995, IEEE Press (NY), USA.

FULL CUSTOM IC DESIGN (PE - 4)

M.Tech I Year II Semester

UNIT - I

Introduction: Schematic fundamentals, Layout design, Introduction to CMOS VLSI manufacturing processes, Layers and connectivity, Process design rules Significance of full custom IC design, layout design flows.

UNIT - II

Advanced techniques for specialized building blocks Standard cell libraries, Pad cells and Laser fuse cells, Advanced techniques for building blocks, Power grid Clock signals

UNIT - III

Interconnect routing. Interconnect layout design, Special electrical requirements, Layout design techniques to address electrical characteristics.

UNIT - IV

Layout considerations due to process constraints Large metal via implementations, Step coverage rules, Special design rules, Latch-up and Guard rings, Constructing the pad ring, Minimizing Stress effects.

UNIT - V

Proper layout CAD tools for layout, Planning tools, Layout generation tools, Support tools.

TEXT BOOKS:

- 1. Dan Clein, "CMOS IC Layout Concepts Methodologies and Tools", Newnes, 2000.
- 2. Ray Alan Hastings, "The Art of Analog Layout", 2nd Edition, Prentice Hall, 2006

SYSTEM ON CHIP ARCHITECTURE (PE - 4)

M.Tech I Year II Semester

UNIT – I

Introduction to the System Approach: System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory, and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

UNIT – II

Processors: Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

UNIT – III

Memory Design for SOC: Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation , SOC Memory System, Models of Simple Processor – memory interaction.

UNIT - IV

Interconnect Customization and Configuration: Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

$\mathbf{UNIT} - \mathbf{V}$

Application Studies / Case Studies: SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

- 1. Michael J. Flynn and Wayne Luk, "Computer System Design System-on-Chip", Wiely India Pvt. Ltd.
- 2. Steve Furber, "ARM System on Chip Architecture", 2nd Ed., 2000, Addison Wesley Professional.

- 1. Ricardo Reis, "Design of System on a Chip: Devices and Components", 1st Ed., 2004, Springer
- 2. Jason Andrews, "Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology)", Newnes, BK and CDROM.
- 3. Prakash Rashinkar, Peter Paterson and Leena Singh L, "System on Chip Verification Methodologies and Techniques", 2001, Kluwer Academic Publishers.

SEMICONDUCTOR MEMORY DESIGN AND TESTING (PE-4)

M.Tech I Year II Semester

UNIT -I:

Random Access Memory Technologies:

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM

UNIT -II:

Non-volatile Memories:

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture

UNIT -III:

Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance: RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, nonvolatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory

UNIT -IV:

Semiconductor Memory Reliability and Radiation Effects:

General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures

UNIT -V:

Advanced Memory Technologies and High-density Memory Packing Technologies: Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions

 Semiconductor Memories Technology – Ashok K. Sharma, 2002, Wiley.
 Advanced Semiconductor Memories – Architecture, Design and Applications - Ashok K. Sharma- 2002, Wiley.

3. Modern Semiconductor Devices for Integrated Circuits - Chenming C Hu, 1st Ed., Prentice Hall.

ARTIFICIAL INTELLIGENCE & MACHINE LEARNING (OE-2)

M.Tech I year II semester

UNIT – I: Introduction To AI

Introduction, History, Intelligent Systems, Foundations of AI, Sub areas of AI, Applications. Problem Solving - State-Space Search and Control Strategies: Introduction, General Problem Solving, Characteristics of Problem, Exhaustive Searches, Heuristic Search Techniques, Iterative-Deepening A*, Constraint Satisfaction. Game Playing, Bounded Look-ahead Strategy and use of Evaluation Functions, Alpha-Beta Pruning

UNIT-II: Logic Concepts and Logic Programming

Introduction, Propositional Calculus, Propositional Logic, Natural Deduction System, Axiomatic System, Semantic Tableau System in Propositional Logic, Resolution Refutation in Propositional Logic, Predicate Logic, Logic Programming. Knowledge Representation: Introduction, Approaches to Knowledge Representation, Knowledge Representation using Semantic Network, Extended Semantic Networks for KR, Knowledge Representation using Frames.

UNIT – III: Introduction To Machine Learning

An illustrative learning task, and a few approaches to it. What is known from algorithms? Theory, Experiment. Biology. Psychology. Overview of Machine learning, related areas and applications. Linear Regression, Multiple Regression, Logistic Regression, logistic functions. Concept Learning: Version spaces. Inductive Bias. Active queries. Mistake bound/ PAC model. basic results. Overview of issues regarding data sources, success criteria.

UNIT – IV: Decision Tree Learning

Minimum Description Length Principle. Occam's razor. Learning with active queries Introduction to information theory, Decision Trees, Cross Validation and Over fitting. Neural Network Learning: Perceptions and gradient descent back propagation, multilayer networks and back propagation.

UNIT – V: Sample Complexity, Over fitting and Instance based Techniques

Errors in estimating means Cross Validation and jackknifing VC dimension. Irrelevant features: Multiplicative rules for weight tuning. Support Vector Machines: functional and geometric margins, optimum margin classifier, constrained optimization, Lagrange multipliers, primal/dual problems, KKT conditions, dual of the optimum margin classifier, soft margins, and kernels. Bayesian Approaches: The basics Expectation Maximization. Bayes theorem, Naïve Bayes Classifier, Markov models, Hidden Markov Models. Lazy vs. eager generalization. K nearest neighbor, case- based reasoning. Clustering and Unsupervised Learning: K-means clustering, Gaussian mixture density estimation, model selection
TEXT BOOKS:

- 1. Saroj Kaushik. Artificial Intelligence. Cengage Learning. 2011 2. Russell, Norvig: Artificial intelligence, A Modern Approach, Pearson Education, Second Edition. 2004
- 2. Tom Michel, Machine Learning, McGraw Hill, 1997 2. Trevor Has tie, Robert Tibshirani & Jerome Friedman. The Elements of Statically Learning, Springer Verlag, 2001

- 1. Machine Learning Methods in the Environmental Sciences, Neural Networks, William W Hsieh, Cambridge Univ Press.
- 2. Rich, Knight, Nair: Artificial intelligence, Tata McGraw Hill, Third Edition 2009.
- 3. Introduction to Artificial Intelligence by Eugene Charniak, Pearson.

ANALOG IC DESIGN LAB

M.Tech I Year II Semester

List of Experiments:

- 1. Lambda calculation for PMOS and NMOS
- 2. Transconductance plot
- 3. Ideal Current source PMOS & NMOS
- 4. NMOS saturated load
- 5. Single transistor amplifier
- 6. Cascade amplifier
- 7. Wilson current mirror
- 8. Cascade current mirror
- 9. Cascode current mirror
- 10. Regulated Cascade current mirror



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M.Tech. (VLSI SYSTEM DESIGN)

COURSE STRUCTURE AND SYLLABUS

I Year – I Semester

Subject Code	Category	Course Title	Int. marks	Ext. marks	L	Р	С
15D4CS1102	Core Course I	VLSI Technology	40	60	4		4
15D4CS1103	Core Course II	CMOS Analog Integrated Circuit Design	40	60	4		4
15D4E21102	Core Course III	CMOS Digital Integrated Circuit Design	40	60	4		4
15D4E11102 15D4E11101 15D4E21103	Core Elective I	Digital System Design Hardware Software Co-Design CPLD and FPGA Architectures and Applications	40	60	4		4
15D4E21104 15D4CS1101 15D4E21105	Core Elective II	Algorithms for VLSI Design Automation Embedded System Design Device Modeling	40	60	4		4
15D4OE1103 15D4OE1104 15D4OE1105	Open Elective I	Soft Computing Techniques Image and Video processing Software Defined Radio	40	60	4		4
15D4LB1101	Laboratory I	VLSI Laboratory – I	40	60		4	2
15D4SM1101	Seminar I	Seminar	50			4	2
	Total Credits				24	8	28

I Year – II Semester

Subject	Category	Course Title	Int.	Ext.	L	Р	С
Code	Carrigory		marks	marks			
15D4CS1207	Core Course IV	Low Power VLSI Design	40	60	4		4
15D4CS1208	Core Course V	Design for Testability	40	60	4		4
15D4CS1209	Core Course VI	CMOS Mixed Signal Circuit Design	40	60	4		4
15D4E31204	Core Elective III	VLSI and DSP Architectures	40	60	4		4
15D4E31205		Full custom IC Design					
15D4E31206		Hardware Description Language					
15D4E41204	Core Elective IV	Optimization Techniques in VLSI Design	40	60	4		4
15D4E41205		System On Chip Architecture					
15D4E41206		Semiconductor Memory Design and Testing					
15D4OE1201	Open Elective II	Scripting Languages	40	60	4		4
15D4OE1204		Coding Theory and Techniques					
15D4OE1202		Adhoc Wireless Networks					
15D4LB1202	Laboratory II	VLSI Laboratory – II	40	60		4	2
15D4SM1202	Seminar II	Seminar	50			4	2
	Total Credits				24	8	28

II Year - I Semester

Subject Code	Course Title		Ext. marks	L	Р	С
15D4CV2101	Comprehensive Viva-Voce		100			4
15D4PW2101	Project work Review I	50			24	12
	Total Credits				24	16

II Year - II Semester

Subject Code	Course Title		Ext. marks	L	Р	С
15D4PW2202	Project work Review II	50			8	4
15D4PE2201	Project Evaluation (Viva-Voce)		150		16	12
	Total Credits				24	16
				1		



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – I Sem. (VLSI System Design)

VLSI TECHNOLOGY

UNIT –I:

Review of Microelectronics and Introduction to MOS Technologies:

MOS, CMOS, BiCMOS Technology. Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits: Ids – Vds relationships, Threshold Voltage VT, Gm, Gds and ω o, Pass Transistor, MOS, CMOS & Bi CMOS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in CMOS circuits.

UNIT –II:

Layout Design and Tools:

Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools. Logic Gates & Layouts: Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive

Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays.

UNIT –III:

Overview of semiconductor industry, Stages of Manufacturing, Process and product trends, Crystal growth, Basic wafer fabrication operations, process yields, Semiconductor material preparation, Basic wafer fabrication operations, Yield measurement, Contamination sources, Clean room construction, Oxidation and Photolithography, Doping and Depositions, Metallization.Ten step patterning process, Photoresists, physical properties of photoresists, Storage and control of photoresists, photo masking process, Hard bake, develop inspect, Dry etching Wet etching, resist stripping

UNIT -IV

Doping and depositions: Diffusion process steps, deposition, Drive-in oxidation, Ion implantation-1, Ion implantation-2, CVD basics, CVD process steps, Low pressure CVD systems, Plasma enhanced CVD systems, Vapour phase epitoxy, molecular beam epitaxy.

UNIT –V

Design rules and Scaling, BICMOS ICs: Choice of transistor types, pnp transistors, Resistors, capacitors, Packaging: Chip characteristics, package functions, package operations

TEXT BOOKS:

- 1. Peter Van Zant, Microchip fabrication, McGraw Hill, 1997.
- 2. C.Y. Chang and S.M. Sze, ULSI technology, McGraw Hill, 2000

- 1. Micro Electronics circuits Analysis and Design 2nd Edition, Muhammad H Rashid, CENAGE Learning2011.
- 2. Eugene D. Fabricius, Introduction to VLSI design, McGraw Hill, 1999
- 3. Wani-Kai Chen (editor), The VLSI Hand book, CRI/IEEE press, 2000
- 4. S.K. Gandhi, VLSI Fabrication principles, John Wiley and Sons, NY, 1994

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech - I Year - I Sem. (VLSI System Design)

M.Tech R15 Regulations

CMOS ANALOG INTEGRATED CIRCUIT DESIGN

UNIT -I:

MOS Devices and Modeling

The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device Modeling - Simple MOS Large-Signal Model, Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model.

UNIT -II:

Analog CMOS Sub-Circuits:

MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

UNIT -III

CMOS Amplifiers: Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain Amplifiers Architectures.

UNIT -IV

CMOS Operational Amplifiers:

Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power-Supply Rejection Ratio of Two-Stage Op Amps, Cascode Op Amps, Measurement Techniques of OP Amp.

UNIT -V

Comparators:

Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

TEXT BOOKS:

CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.

Analysis and Design of Analog Integrated Circuits- Paul R. Gray, Paul J. Hurst, S. Lewis and R. G. Meyer, Wiley India, Fifth Edition, 2010.

REFERENCE BOOKS:

Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edn, 2013. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition. CMOS: Circuit Design, Layout and Simulation- Baker, Li and Boyce, PHI.

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – I Sem. (VLSI System Design)

CMOS DIGITAL INTEGRATED CIRCUIT DESIGN

UNIT –I: MOS Design:

Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

UNIT -II:

Combinational MOS Logic Circuits:

MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates , AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

UNIT –III:

Sequential MOS Logic Circuits:

Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flipflop.

UNIT –IV:

Dynamic Logic Circuits:

Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

UNIT -V:

Semiconductor Memories:

Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory- NOR flash and NAND flash.

TEXT BOOKS:

- 1. Digital Integrated Circuit Design Ken Martin, Oxford University Press, 2011.
- CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3rd Ed., 2011.

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- Digital Integrated Circuits A Design Perspective, Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2nd Ed., PHI.

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C B Post, Hyderabad -500075)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – I Sem. (VLSI System Design)

M.Tech R15 Regulations

DIGITAL SYSTEM DESIGN

(Core Elective –I)

UNIT -I:

Minimization and Transformation of Sequential Machines:

The Finite State Model – Capabilities and limitations of FSM – State equivalence and machine minimization – Simplification of incompletely specified machines.

Fundamental mode model - Flow table - State reduction - Minimal closed covers - Races, Cycles and Hazards.

UNIT -II: Digital

Design:

Digital Design Using ROMs, PALs and PLAs, BCD Adder, 32 – bit adder, State graphs for control circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner, Binary divider.

UNIT -III:

SM Charts:

State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary Multiplier, dice game controller.

UNIT -IV:

Fault Modeling & Test Pattern Generation:

Logic Fault model – Fault detection & Redundancy- Fault equivalence and fault location –Fault dominance – Single stuck at fault model – Multiple stuck at fault models –Bridging fault model.

Fault diagnosis of combinational circuits by conventional methods – Path sensitization techniques, Boolean Difference method – Kohavi algorithm – Test algorithms – D algorithm, PODEM, Random testing, Transition count testing, Signature analysis and test bridging faults.

UNIT -V:

Fault Diagnosis in Sequential Circuits:

Circuit Test Approach, Transition Check Approach – State identification and fault detection experiment, Machine identification, Design of fault detection experiment

TEXT BOOKS:

- 1. Fundamentals of Logic Design Charles H. Roth, 5th Ed., Cengage Learning.
- 2. Digital Systems Testing and Testable Design Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
- 3. Logic Design Theory N. N. Biswas, PHI

- 1. Switching and Finite Automata Theory Z. Kohavi , 2nd Ed., 2001, TMH
- 2. Digital Design Morris Mano, M.D.Ciletti, 4th Edition, PHI.
- 3. Digital Circuits and Logic Design Samuel C. Lee, PHI

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

notone Destern)

M.Tech R15 Regulations

M. Tech – I Year – I Sem. (VLSI System Design)

HARDWARE - SOFTWARE CO-DESIGN

(Core Elective –I)

UNIT –I:

Co- Design Issues:

Co- Design Models, Architectures, Languages, A Generic Co-design Methodology. **Co- Synthesis Algorithms:**

Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

UNIT –II:

Prototyping and Emulation:

Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure

Target Architectures:

Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT –III:

Compilation Techniques and Tools for Embedded Processor Architectures:

Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

UNIT –IV:

Design Specification and Verification:

Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

UNIT -V:

Languages for System – Level Specification and Design-I:

System - level specification, design representation for system level synthesis, system level specification languages,

Languages for System – Level Specification and Design-II:

Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

TEXT BOOKS:

- 1. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf 2009, Springer.
- 2. Hardware / Software Co- Design <u>Giovanni De Micheli</u>, <u>Mariagiovanna Sami</u>, 2002, Kluwer Academic Publishers

REFERENCE BOOKS:

1. A Practical Introduction to Hardware/Software Co-design - Patrick R. Schaumont - 2010 - Springer

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – I Sem. (VLSI/VLSI Design/VLSISystem Design)

CPLD AND FPGA ARCHITECURES AND APPLICATIONS

(Core Elective –I)

UNIT-I:

Introduction to Programmable Logic Devices:

Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

UNIT-II:

Field Programmable Gate Arrays:

Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

UNIT -III:

SRAM Programmable FPGAs:

Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

UNIT -IV:

Anti-Fuse Programmed FPGAs:

Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.

UNIT -V:

Design Applications:

General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.

TEXT BOOKS:

1. Field Programmable Gate Array Technology - Stephen M. Trimberger, Springer International Edition.

2. Digital Systems Design - Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.

- 1. Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- 2. Digital Design Using Field Programmable Gate Arrays Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.
- 3. Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- 4. FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – I Sem. (VLSI/VLSI Design/VLSISystem Design)

ALGORITHMS FOR VLSI DESIGN AUTOMATION

(Core Elective –II)

UNIT I PRELIMINARIES

Introduction to Design Methodologies, Design Automation tools, Algorithmic Graph Theory, Computational complexity, Tractable and Intractable problems.

UNIT II

GENERAL PURPOSE METHODS FOR COMBINATIONAL OPTIMIZATION

Backtracking, Branch and Bound, Dynamic Programming, Integer Linear Programming, Local Search, Simulated Annealing, Tabu search, Genetic Algorithms.

UNIT III

LAYOUT COMPACTION, PLACEMENT, FLOORPLANNING AND ROUTING Problems, Concepts and Algorithms. MODELLING AND SIMULATION Cota Land Modelling, and Simulation Switch land Modelling, and Simulation

Gate Level Modelling and Simulation, Switch level Modelling and Simulation.

UNIT IV

LOGIC SYNTHESIS AND VERIFICATION

Basic issues and Terminology, Binary-Decision diagrams, Two-Level logic Synthesis **HIGH-LEVEL SYNTHESIS**

Hardware Models, Internal representation of the input Algorithm, Allocation, Assignment and Scheduling, Some Scheduling Algorithms, Some aspects of Assignment problem, High-level Transformations.

UNIT V

PHYSICAL DESIGN AUTOMATION OF FPGAs

FPGA technologies, Physical Design cycle for FPGAs, partitioning and Routing for segmented and staggered Models.

PHYSICAL DESIGN AUTOMATION OF MCMs

MCM technologies, MCM physical design cycle, Partitioning, Placement - Chip Array based and Full Custom Approaches, Routing – Maze routing, Multiple stage routing, Topologic routing, Integrated Pin – Distribution and routing, Routing and Programmable MCMs.

TEXT BOOKS

- 1. Algorithms for VLSI Design Automation, S.H.Gerez, 1999, WILEY Student Edition, John wiley & Sons (Asia) Pvt. Ltd.
- 2. Algorithms for VLSI Physical Design Automation Naveed Sherwani, 3rd Ed., 2005, Springer International Edition.

- 1. Computer Aided Logical Design with Emphasis on VLSI Hill & Peterson, 1993, Wiley.
- 2. Modern VLSI Design:Systems on silicon Wayne Wolf, 2nd ed., 1998, Pearson Education Asia.

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – I Sem. (VLSI System Design)

M.Tech R15 Regulations

EMBEDDED SYSTEMS DESIGN

(Core Elective –II)

UNIT -I:

Introduction to Embedded Systems

Definition of Embedded System, Embedded Systems Vs General Computing Systems, History of Embedded Systems, Classification, Major Application Areas, Purpose of Embedded Systems, Characteristics and Quality Attributes of Embedded Systems.

UNIT -II:

Typical Embedded System:

Core of the Embedded System: General Purpose and Domain Specific Processors, ASICs, PLDs, Commercial Off-The-Shelf Components (COTS), Memory: ROM, RAM, Memory according to the type of Interface, Memory Shadowing, Memory selection for Embedded Systems, Sensors and Actuators, Communication Interface: Onboard and External Communication Interfaces.

UNIT -III:

Embedded Firmware:

Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, Real Time Clock, Watchdog Timer, Embedded Firmware Design Approaches and Development Languages.

UNIT -IV:

RTOS Based Embedded System Design:

Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling.

UNIT -V:

Task Communication: Shared Memory, Message Passing, Remote Procedure Call and Sockets, Task Synchronization: Task Communication/Synchronization Issues, Task Synchronization Techniques, Device Drivers, How to Choose an RTOS.

TEXT BOOKS:

1. Introduction to Embedded Systems - Shibu K.V, Mc Graw Hill.

- 1. Embedded Systems Raj Kamal, TMH.
- 2. Embedded System Design Frank Vahid, Tony Givargis, John Wiley.
- 3. Embedded Systems Lyla, Pearson, 2013
- 4. An Embedded Software Primer David E. Simon, Pearson Education.

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – I Sem. (VLSI System Design)

M.Tech R15 Regulations

DEVICE MODELLING

(Core Elective –II)

UNIT -I:

Introduction to Semiconductor Physics:

Review of Quantum Mechanics, Boltzman transport equation, Continuity equation, Poisson equation. **Integrated Passive Devices:**

Types and Structures of resistors and capacitors in monolithic technology, Dependence of model parameters on structures

UNIT -II:

Integrated Diodes:

Junction and Schottky diodes in monolithic technologies - Static and Dynamic behavior - Small and large signal models - SPICE models

Integrated Bipolar Transistor:

Types and structures in monolithic technologies - Basic model (Eber-Moll) - Gunmel - Poon model-dynamic model, Parasitic effects - SPICE model -Parameter extraction

UNIT -III:

Integrated MOS Transistor:

NMOS and PMOS transistor - Threshold voltage - Threshold voltage equations - MOS device equations -Basic DC equations second order effects – MOS models – small signal AC characteristics – MOS FET SPICE model level 1, 2, 3 and 4

UNIT -IV:

VLSI Fabrication Techniques: An overview of wafer fabrication, Wafer Processing - Oxidation - Patterning -Diffusion - Ion Implantation - Deposition - Silicon gate nMOS process - CMOS processes - n-well- p-welltwin tub- Silicon on insulator - CMOS process enhancements - Interconnects circuit elements

UNIT -V:

Modeling of Hetero Junction Devices: Band gap Engineering, Band gap Offset at abrupt Hetero Junction, Modified current continuity equations, Hetero Junction bipolar transistors (HBTs), SiGe

TEXT BOOKS:

- 1. Introduction to Semiconductor Materials and Devices Tyagi M. S, 2008, John Wiley Student Edition.
- 2. Solid State Circuits Ben G. Streetman, Prentice Hall, 1997

- 1. Physics of Semiconductor Devices Sze S. M, 2nd Edition, Mcgraw Hill, New York, 1981.
- 2. Introduction to Device Modeling and Circuit Simulation Tor A. Fijedly, Wiley-Interscience, 1997.
- 3. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – I Sem. (VLSI System Design)

M.Tech R15 Regulations

SOFT COMPUTING TECHNIQUES (Open Elective - I)

UNIT - I: Fundamentals of Neural Networks & Feed Forward Networks

Basic Concept of Neural Networks, Human Brain, Models of an Artificial Neuron, Learning Methods, Neural Networks Architectures, Signal Layer Feed Forward Neural Network :The Perceptron Model, Multilayer Feed Forward Neural Network :Architecture of a Back Propagation Network(BPN), The Solution, Backpropagation Learning, Selection of various Parameters in BPN. Application of Back propagation Networks in Pattern Recognition & Image Processing.

UNIT - II: Associative Memories & ART Neural Networks

Basic concepts of Linear Associator, Basic concepts of Dynamical systems, Mathematical Foundation of Discrete-Time Hop field Networks(HPF), Mathematical Foundation of Gradient-Type Hopfield Networks, Transient response of Continuous Time Networks, Applications of HPF in Solution of Optimization Problem: Minimization of the Traveling salesman tour length, Summing networks with digital outputs, Solving Simultaneous Linear Equations, Bidirectional Associative Memory Networks; Cluster Structure, Vector Quantization, Classical ART Networks, Simplified ART Architecture.

UNIT – III: Fuzzy Logic & Systems

Fuzzy sets, Crisp Relations, Fuzzy Relations, Crisp Logic, Predicate Logic, Fuzzy Logic, Fuzzy Rule based system, Defuzzification Methods, Applications: Greg Viot's Fuzzy Cruise Controller, Air Conditioner Controller.

UNIT – IV: Genetic Algorithms

Basic Concepts of Genetic Algorithms (GA), Biological background, Creation of Offsprings, Working Principle, Encoding, Fitness Function, Reproduction, Inheritance Operators, Cross Over, Inversion and Deletion, Mutation Operator, Bit-wise Operators used in GA, Generational Cycle, Convergence of Genetic Algorithm.

UNIT - V: Hybrid Systems

Types of Hybrid Systems, Neural Networks, Fuzzy Logic, and Genetic Algorithms Hybrid, Genetic Algorithm based BPN: GA Based weight Determination, Fuzzy Back Propagation Networks: LR-type fuzzy numbers, Fuzzy Neuron, Fuzzy BP Architecture, Learning in Fuzzy BPN, Inference by fuzzy BPN.

TEXT BOOKS:

- 1. Introduction to Artificial Neural Systems J.M.Zurada, Jaico Publishers
- Neural Networks, Fuzzy Logic & Genetic Algorithms: Synthesis & Applications -S.Rajasekaran, G.A. 2. Vijayalakshmi Pai, July 2011, PHI, New Delhi.
- 3. Genetic Algorithms by David E. Gold Berg, Pearson Education India, 2006.
- 4. Neural Networks & Fuzzy Sytems- Kosko.B., PHI, Delhi, 1994.

- 1. Artificial Neural Networks Dr. B. Yagananarayana, 1999, PHI, New Delhi.
- 2. An introduction to Genetic Algorithms Mitchell Melanie, MIT Press, 1998
- 3. Fuzzy Sets, Uncertainty and Information- Klir G.J. & Folger. T. A., PHI, Delhi, 1993.

(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – I Sem. (VLSI System Design)

M.Tech R15 Regulations

IMAGE AND VIDEO PROCESSING (OPEN ELECTIVE-I)

UNIT -I:

Fundamentals of Image Processing and Image Transforms: Basic steps of Image Processing System Sampling and Quantization of an image, Basic relationship between pixels. Image Segmentation: Segmentation concepts, Point, Line and Edge Detection, Thresholding, Region based segmentation.

UNIT -II:

Image Enhancement: Spatial domain methods: Histogram processing, Fundamentals of Spatial filtering, Smoothing spatial filters, Sharpening spatial filters.

Frequency domain methods: Basics of filtering in frequency domain, Image smoothing, Image sharpening, Selective filtering.

UNIT -III:

Image Compression: Image compression fundamentals - Coding Redundancy, Spatial and Temporal redundancy, Compression models: Lossy & Lossless, Huffman coding, Bit plane coding, Transform coding, Predictive coding, Wavelet coding, Lossy Predictive coding, JPEG Standards.

UNIT -IV:

Basic Steps of Video Processing: Analog Video, Digital Video. Time-Varying Image Formation models: Three-Dimensional Motion Models, Geometric Image Formation, Photometric Image Formation, Sampling of Video signals, Filtering operations.

UNIT-V:

2-D Motion Estimation: Optical flow, General Methodologies, Pixel Based Motion Estimation, Block-Matching Algorithm, Mesh based Motion Estimation, Global Motion Estimation, Region based Motion Estimation, Multi resolution motion estimation, Waveform based coding, Block based transform coding, Predictive coding, Application of motion estimation in Video coding.

TEXT BOOKS:

- Digital Image Processing Gonzaleze and Woods, 3rd Ed., Pearson. 1.
- Video Processing and Communication Yao Wang, Joem Ostermann and Ya-quin Zhang. 1st Ed., PH 2. Int.

- 1. Digital Image Processing using MATLAB– Gonzaleze and Woods, 2nd ed., Mc Graw Hill Education, 2010
- 2. Image Processing Analysis, and Machine Vision-Milan Sonka, Vaclan Hlavac, 3 ed., CENGAGE, 2008
- 3. Digital Video Processing A Murat Tekalp, PERSON, 2010
- 4. Digital Image Processing S.Jayaraman, S.Esakkirajan, T.Veera Kumar TMH, 2009



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – I Sem. (VLSI System Design)

M.Tech R15 Regulations

SOFTWARE DEFINED RADIO (Open Elective-I)

UNIT -I:

Introduction: The Need for Software Radios, What is Software Radio, Characteristics and benefits of software radio- Design Principles of Software Radio, RF Implementation issues- The Purpose of RF Front – End, Dynamic Range- The Principal Challenge of Receiver Design – RF Receiver Front-End Topologies- Enhanced Flexibility of the RF Chain with Software Radios- Importance of the Components to Overall Performance-Transmitter Architectures and Their Issues- Noise and Distortion in the RF Chain, ADC and DAC Distortion.

UNIT -II:

Profile and Radio Resource Management : Communication Profiles- Introduction, Communication Profiles, Terminal Profile, Service Profile, Network Profile, User Profile, Communication Profile Architecture, Profile Data Structure, XML Structure, Distribution of Profile Data, Access to Profile Data, Management of Communication Profiles, Communication Classmarks, Dynamic Classmarks for Reconfigurable Terminals, Compression and Coding, Meta Profile Data

UNIT -III:

Radio Resource Management in Heterogeneous Networks

Introduction, Definition of Radio Resource Management, Radio Resource Units over RRM Phases, RRM Challenges and Approaches, RRM Modelling and Investigation Approaches, Investigations of JRRM in Heterogeneous Networks, Measuring Gain in the Upper Bound Due to JRRM, Circuit-Switched System, Packet-Switched System, Functions and Principles of JRRM, General Architecture of JRRM, Detailed RRM Functions in Sub-Networks and Overall Systems

UNIT -IV:

Reconfiguration of the Network Elements : Introduction, Reconfiguration of Base Stations and Mobile Terminals, Abstract Modelling of Reconfigurable Devices, the Role of Local Intelligence in Reconfiguration, Performance Issues, Classification and Rating of Reconfigurable Hardware, Processing Elements, Connection Elements, Global Interconnect Networks, Hierarchical Interconnect Networks, Installing a New Configuration, Applying Reconfiguration Strategies, Reconfiguration Based on Comparison, Resource Recycling, Flexible Workload Management at the Physical Layer, Optimised Reconfiguration, Optimisation Parameters and Algorithms, Optimization Algorithms, Specific Reconfiguration Requirements, Reconfiguring Base Stations, Reconfiguring Mobile Terminals

UNIT -V:

Object – Oriented Representation of Radios and Network Resources:

Networks- Object Oriented Programming- Object Brokers- Mobile Application Environments- Joint Tactical Radio System.

Case Studies in Software Radio Design: Introduction and Historical Perspective, SPEAK easy-JTRS, Wireless Information Transfer System, SDR-3000 Digital Transceiver Subsystem, Spectrum Ware, CHARIOT.

TEXT BOOKS:

- 1. Software Defined Radio Architecture System and Functions- Markus Dillinger, Kambiz Madani, WILEY 2003
- 2. Software Defined Radio: Enabling Technologies- Walter Tuttle Bee, 2002, Wiley Publications.

- 1. Software Radio: A Modern Approach to Radio Engineering Jeffrey H. Reed, 2002, PEA Publication.
- 2. Software Defined Radio for 3G Paul Burns, 2002, Artech House.
- 3. Software Defined Radio: Architectures, Systems and Functions Markus Dillinger, Kambiz Madani, Nancy Alonistioti, 2003, Wiley.
- 4. Software Radio Architecture: Object Oriented Approaches to wireless System Enginering Joseph Mitola, III, 2000, John Wiley & Sons.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)

(Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – I Sem. (VLSI System Design)

VLSI LABORATORY – I

Note:

Minimum of 10 programs from Part -I and 2 programs from Part -II are to be conducted.

Design and implementation of the following CMOS digital/analog circuits using **Cadence / Mentor Graphics / Synopsys / Equivalent** CAD tools. The design shall include Gate-level design, Transistor-level design, Hierarchical design, Verilog HDL/VHDL design, Logic synthesis, Simulation and verification.

Part –I: VLSI Front End Design programs:

Programming can be done using any complier. Down load the programs on FPGA/CPLD boards and performance testing may be done using pattern generator (32 channels) and logic analyzer apart from verification by simulation with any of the front end tools.

- 1. HDL code to realize all the logic gates
- 2. Design and Simulation of adder, Serial Binary Adder, Multi Precession Adder, Carry Look Ahead Adder.
- 3. Design of 2-to-4 decoder
- 4. Design of 8-to-3 encoder (without and with parity)
- 5. Design of 8-to-1 multiplexer
- 6. Design of 4 bit binary to gray converter
- 7. Design of Multiplexer/ Demultiplexer, comparator
- 8. Design of Full adder using 3 modeling styles
- 9. Design of flip flops: SR, D, JK, T
- 10. Design of 4-bit binary, BCD counters (synchronous/asynchronous reset) or any sequence counter
- 11. Design of a N- bit Register of Serial- in Serial –out, Serial in parallel out, Parallel in Serial out and Parallel in Parallel Out.
- 12. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
- 13. Design of 4- Bit Multiplier, Divider.
- 14. Design of ALU to Perform ADD, SUB, AND-OR, 1's and 2's Compliment, Multiplication, and Division.
- 15. Design of Finite State Machine.
- 16. Implementing the above designs on Xilinx/Altera/Cypress/equivalent based FPGA/CPLD kits .

Part –II: VLSI Back End Design programs:

Design and implementation of the following CMOS digital/analog circuits using **Cadence / Mentor Graphics / Synopsys / Equivalent** CAD tools. The design shall include Gate-level design/Transistor-level design/Hierarchical design/Verilog HDL or VHDL design, Logic synthesis, Simulation and verification, Scaling of CMOS Inverter for different technologies, study of secondary effects (temperature, power supply and process corners), Circuit optimization with respect to area, performance and/or power, Layout, Extraction of parasitics and back annotation, modifications in circuit parameters and layout consumption, DC/transient analysis, Verification of layouts (DRC, LVS).

- 1. Introduction to layout design rules
- 2. Layout, physical verification, placement & route for complex design, static timing analysis, IR drop analysis and crosstalk analysis of the following:
 - Basic logic gates CMOS inverter
 - CMOS NOR/ NAND gates CMOS XOR and
 - MUX gates CMOS 1-bit full adder
 - Static / Dynamic logic circuit (register cell) Latch
 - Pass transistor

Layout of any combinational circuit (complex CMOS logic gate)- Learning about data paths



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI System Design)

LOW POWER VLSI DESIGN

UNIT –I: Fundamentals:

Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects –Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.

UNIT –II:

Low-Power Design Approaches:

Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches.

Switched Capacitance Minimization Approaches:

System Level Measures, Circuit Level Measures, Mask level Measures.

UNIT –III:

Low-Voltage Low-Power Adders:

Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques –Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.

UNIT –IV:

Low-Voltage Low-Power Multipliers:

Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

UNIT –V:

Low-Voltage Low-Power Memories:

Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

TEXT BOOKS:

- 3. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.
- 4. Low-Voltage, Low-Power VLSI Subsystems Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.

- 5. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 6. Low Power CMOS Design AnanthaChandrakasan, IEEE Press/Wiley International, 1998.
- 7. Low Power CMOS VLSI Circuit Design Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.
- 8. Practical Low Power Digital VLSI Design Gary K. Yeap, Kluwer Academic Press, 2002.
- 9. Low Power CMOS VLSI Circuit Design A. Bellamour, M. I. Elamasri, Kluwer Academic Press, 1995.
- 10. Leakage in Nanometer CMOS Technologies Siva G. Narendran, AnathaChandrakasan, Springer, 2005.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

DESIGN FOR TESTABILITY

UNIT -I:

Introduction to Testing:

Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.

UNIT -II:

Logic and Fault Simulation:

Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation, ATPG.

UNIT -III:

Testability Measures:

SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

UNIT -IV: Built-In Self-Test:

The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

UNIT -V:

Boundary Scan Standard:

Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

TEXT BOOK:

1 Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits - M.L. Bushnell, V. D. Agrawal, Kluwer Academic Pulishers.

- 3. Digital Systems and Testable Design M. Abramovici, M.A.Breuer and A.D Friedman, Jaico Publishing House.
- 4. Digital Circuits Testing and Testability P.K. Lala, Academic Press.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

CMOS MIXED SIGNAL CIRCUIT DESIGN

UNIT -I:

Switched Capacitor Circuits:

Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

UNIT -II:

Phased Lock Loop (PLL):

Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications

UNIT -III:

Data Converter Fundamentals:

DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters

UNIT -IV:

Nyquist Rate A/D Converters:

Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Time-interleaved converters.

UNIT -V:

Oversampling Converters:

Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A

TEXT BOOKS:

- 3. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002
- 4. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 5. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013

- 4. CMOS Integrated Analog-to- Digital and Digital-to-Analog converters-Rudy Van De Plassche, Kluwer Academic Publishers, 2003
- 5. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Interscience, 2005.
- 6. CMOS Mixed-Signal Circuit Design R. Jacob Baker, Wiley Interscience, 2009.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

VLSI AND DSP ARCHITECTURES

(Core Elective –III)

UNIT I

Essential feature of Instruction set architectures of CISC, RISC and DSP processors and their implications for implementation as VLSI Chips, Micro programming approaches for implementation of control part of the processor. Assessing understanding performance, Introduction, CPU performance and its factors, evaluating performance, real stuff: Two spec bench marks and performance of recent INTEL processors, fallacies and pitfalls

UNIT II

Data Path and Control: Introduction, logic design conventions, building a data path, a simple implementation scheme, a multi cycle implementation, exceptions, micro programming: simplifying control design, an introduction to digital design using hardware description language, fallacies and pitfalls

UNIT III

Enhancing performance with pipeline: An overview of pipelining, a pipe lined data path. Pipe lined control, data hazards and forwarding, data hazards and stalls, branch hazards using a hard ware description language to describe and model a pipe line, exceptions, advanced pipelining: extracting more performance, fallacies and pitfalls

UNIT IV

Computational Accuracy in DSP implementations: Introduction, number formats for signals and coefficients in DSP system, dynamic range and precision, sources of errors in DSP implementations, A/D conversion errors, DSP computational errors, D/A conversion errors

UNIT V

Architectures for programmable digital signal processing devices: introduction, basic architectural features, DSP Computational building blocks, bus architecture and memory, data addressing capabilities, address generation unit, programmability and program execution, speed issues, features for external interfacing.

TEXT BOOKS:

- 4. Computer Organization and Design: Hard ware/ Software Interface-D.A, Patterson and J.L Hennessy, 4th ed., Elsevier, 2011
- 5. Structural Computer organization, A.S Tannenbaum, 4th ed., Prentice-Hall, 1999

- 3. W. Wolf, Modern VLSI Design: System on Silicon, 2nd Ed., Person Education, 1998
- 4. Keshab Parhi, VLSI Digital Signal Processing system design and implementations, Wiley 1999
- 5. Avatar sign, Srinivasan S, Digital Signal Processing implementations using DSP microprocessors with examples, Thomson 4th reprint, 2004.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

FULL CUSTOM DESIGN

(Core Elective –III)

UNIT I

Introduction: Schematic fundamentals, Layout design, Introduction to CMOS VLSI manufacturing processes, Layers and connectivity, Process design rules Significance of full custom IC design, layout design flows.

UNIT II

Advanced techniques for specialized building blocks Standard cell libraries, Pad cells and Laser fuse cells, Advanced techniques for building blocks, Power grid Clock signals and

UNIT III

Interconnect routing. Interconnect layout design, Special electrical requirements, Layout design techniques to address electrical characteristics.

UNIT IV

Layout considerations due to process constraints Large metal via implementations, Step coverage rules, Special design rules, Latch-up and Guard rings, Constructing the pad ring, Minimizing Stress effects.

UNIT V

Proper layout CAD tools for layout, Planning tools, Layout generation tools, Support tools.

TEXT BOOKS:

2. CMOS IC Layout Concepts Methodologies and Tools, Dan Clein, Newnes, 2000. The Art of Analog Layout, 2nd Edition, Ray Alan Hastings, Prentice Hall, 2006



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

HARDWARE DESCRIPTION LANGUAGE

(Core Elective –III)

UNIT I

Introduction: About VHDL, Design Flows & EDA Tools, Code Structure, Data types, Operators and Attributes: Operators, Attributes, User-Defined Attributes, Operator, overloading

UNIT II

Concurrent Code: Concurrent versus Sequential, Using Operators, WHEN, Generate and Block, Sequential Code: Process, Signals and Variables, IF, WAIT, CASE, Using Sequential, Code To Design Combinational Circuits

UNIT III

State Machines: Introduction, Design Style #1, Design Style #2 (Stored Output), Encoding Style: From Binary to OneHot

UNIT IV

Introduction to Verilog-AMS: Verilog Family of Languages, Mixed Signal Simulators, Applications of Verilog-AMS, Analog Modeling.

UNIT V

Language Reference: Basics, Data Types, Signals, Expressions, Analog Behavior

TEXT BOOKS

1. Circuit Design and Simulation with VHDL, Volnei A. Pedroni, 2nd Edition, MIT Press, 2010.

2. Designers Guide to Verilog AMS, Kenneth S Kundert, Olaf Zinke, Springer, 2004



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

OPTIMIZATION TECHNIQUES IN VLSI DESIGN

(Core Elective –IV)

UNIT –I:

Statistical Modeling:

Modeling sources of variations, Monte Carlo techniques, Process variation modeling- Pelgrom"s model, Principle component based modeling, Quad tree based modeling, Performance modeling-Response surface methodology, delay modeling, interconnect delay models.

UNIT –II:

Statistical Performance, Power and Yield Analysis

Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, High level statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.

UNIT -III:

Convex Optimization:

Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floor planning, wire sizing, Approximation and fitting- Monomial fitting, Maxmonomial fitting, Posynomial fitting.

UNIT –IV:

Genetic Algorithm:

Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, Mapping for FPGA- Automatic test generation- Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS-Standard cell placement-GASP algorithm-unified algorithm.

UNIT –V:

GA Routing Procedures and Power Estimation:

Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation-application of GA-Standard cell placement-GA for ATG-problem encoding- fitness function-GA Vs Conventional algorithm.

TEXT BOOKS / REFERENCE BOOKS:

- 1. Statistical Analysis and Optimization for VLSI: Timing and Power Ashish Srivastava, Dennis Sylvester, David Blaauw, Springer, 2005.
- 2. Genetic Algorithm for VLSI Design, Layout and Test Automation Pinaki Mazumder, E.Mrudnick, Prentice Hall, 1998.
- 3. Convex Optimization Stephen Boyd, Lieven Vandenberghe, Cambridge University Press, 2004.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

SYSTEM ON CHIP ARCHITECTURE

(Core Elective -IV)

UNIT –I:

Introduction to the System Approach:

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

UNIT –II: Processors:

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

UNIT –III:

Memory Design for SOC:

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation , SOC Memory System, Models of Simple Processor – memory interaction.

UNIT -IV:

Interconnect Customization and Configuration:

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

UNIT –V:

Application Studies / Case Studies:

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

TEXT BOOKS:

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.
- 2. ARM System on Chip Architecture Steve Furber –2nd Ed., 2000, Addison Wesley Professional.

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1st Ed., 2004, Springer
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) Jason Andrews Newnes, BK and CDROM.
- 3. System on Chip Verification Methodologies and Techniques –Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

SEMICONDUCTOR MEMORY DESIGN AND TESTING

(Core Elective –IV)

UNIT -I:

Random Access Memory Technologies:

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM

UNIT -II:

Non-volatile Memories:

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture

UNIT -III:

Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance: RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory

UNIT -IV:

Semiconductor Memory Reliability and Radiation Effects:

General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures

UNIT -V:

Advanced Memory Technologies and High-density Memory Packing Technologies: Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions

TEXT BOOKS:

- 1. Semiconductor Memories Technology Ashok K. Sharma, 2002, Wiley.
- 2. Advanced Semiconductor Memories Architecture, Design and Applications Ashok K. Sharma- 2002, Wiley.
- 3. Modern Semiconductor Devices for Integrated Circuits Chenming C Hu, 1st Ed., Prentice Hall.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

SCRIPTING LANGUAGES (Open Elective-II)

UNIT -I:

Introduction to Scripts and Scripting:

Characteristics and uses of scripting languages, Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built-in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.

UNIT -II: Advanced PERL:

Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems, Security issues.

UNIT -III: TCL:

The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.

UNIT -IV: Advanced TCL:

The eval, source, exec and up-level commands, Libraries and packages, Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts-and-bolts' internet programming, Security issues, running untrusted code, The C interface.

UNIT -V:

TK and JavaScript:

Visual tool kits, Fundamental concepts of TK, TK by example, Events and bindings, Geometry managers, PERL-TK. JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script core language, Basic concepts of Pythan.

Object Oriented Programming Concepts (Qualitative Concepts Only): Objects, Classes, Encapsulation, Data Hierarchy.

TEXT BOOKS:

- 1. The World of Scripting Languages- David Barron, Wiley Student Edition, 2010.
- 2. Practical Programming in Tcl and Tk Brent Welch, Ken Jones and Jeff Hobbs., Fourth edition.
- 3. Java the Complete Reference Herbert Schildt, 7th Edition, TMH.

- 1. Tcl/Tk: A Developer's Guide- Clif Flynt, 2003, Morgan Kaufmann SerieS.
- 2. Tcl and the Tk Toolkit- John Ousterhout, 2nd Edition, 2009, Kindel Edition.
- 3. Tcl 8.5 Network Programming book- Wojciech Kocjan and Piotr Beltowski, Packt Publishing.
- 4. Tcl/Tk 8.5 Programming Cookbook- Bert Wheeler



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech - I Year - II Sem. (VLSI SYSTEM DESIGN)

CODING THEORY AND TECHNIQUES (Open Elective-II)

UNIT – I:

Coding for Reliable Digital Transmission and storage

Mathematical model of Information, A Logarithmic Measure of Information, Average and Mutual Information and Entropy, Types of Errors, Error Control Strategies.

Linear Block Codes: Introduction to Linear Block Codes, Syndrome and Error Detection, Minimum Distance of a Block code, Error-Detecting and Error-correcting Capabilities of a Block code, Standard array and Syndrome Decoding, Probability of an undetected error for Linear Codes over a BSC, Hamming Codes. Applications of Block codes for Error control in data storage system

UNIT - II:

Cyclic Codes : Description, Generator and Parity-check Matrices, Encoding, Syndrome Computation and Error Detection, Decoding ,Cyclic Hamming Codes, Shortened cyclic codes, Error-trapping decoding for cyclic codes, Majority logic decoding for cyclic codes.

UNIT – III:

Convolutional Codes : Encoding of Convolutional Codes, Structural and Distance Properties, maximum likelihood decoding, Sequential decoding, Majority- logic decoding of Convolution codes. Application of Viterbi Decoding and Sequential Decoding, Applications of Convolutional codes in ARQ system.

UNIT – IV: Turbo Codes

LDPC Codes- Codes based on sparse graphs, Decoding for binary erasure channel, Log-likelihood algebra, Brief propagation, Product codes, Iterative decoding of product codes, Concatenated convolutional codes- Parallel concatenation, The UMTS Turbo code, Serial concatenation, Parallel concatenation, Turbo decoding

UNIT - V: Space-Time Codes

Introduction, Digital modulation schemes, Diversity, Orthogonal space- Time Block codes, Alamouti's schemes, Extension to more than Two Transmit Antennas, Simulation Results, Spatial Multiplexing : General Concept, Iterative APP Preprocessing and Per-layer Decoding, Linear Multilayer Detection, Original BLAST Detection, QL Decomposition and Interface Cancellation, Performance of Multi – Layer Detection Schemes, Unified Description by Linear Dispersion Codes.

TEXT BOOKS:

- 1. Error Control Coding- Fundamentals and Applications -Shu Lin, Daniel J.Costello, Jr, Prentice Hall, Inc.
- 2. Error Correcting Coding Theory-Man Young Rhee- 1989, McGraw-Hill

- 1. Error Correcting Coding Theory-Man Young Rhee-1989, McGraw Hill Publishing, 19
- 2. Digital Communications-Fundamental and Application Bernard Sklar, PE.
- 3. Digital Communications- John G. Proakis, 5th ed., 2008, TMH.
- 4. Introduction to Error Control Codes-Salvatore Gravano-oxford
- 5. Error Correction Coding Mathematical Methods and Algorithms Todd K.Moon, 2006, Wiley India.
- 6. Information Theory, Coding and Cryptography Ranjan Bose, 2nd Edition, 2009, TMH.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M. Tech – I Year – II Sem. (VLSI SYSTEM DESIGN)

M.Tech R15 Regulations

AD-HOC WIRELESS NETWORKS (Open Elective-II)

UNIT - I:

Wireless Local Area Networks

Introduction, wireless LAN Topologies, Wireless LAN Requirements,

Physical Layer- Infrared Physical Layer, Microwave based Physical Layer Alternatives, Medium Access Control Layer- HIPERLAN 1 Sublayer, IEEE 802.11 MAC Sublayer and Latest Developments-802.11a, 802.11b, 802.11g Personal Area Networks: Introduction to PAN technology and Applications, Bluetooth -specifications, Radio Channel, Piconets and Scatternets, Inquiry, Paging and Link Establishment, Packet Format, Link Types, Power Management, Security, Home RF -Physical and MAC Layer

UNIT - II:

MAC Protocols

Introduction, Issues in Designing a MAC protocol for Ad Hoc Wireless Networks, Design goals of a MAC Protocol for Ad Hoc Wireless Networks, Classifications of MAC Protocols, Contention - Based Protocols, Contention - Based Protocols with reservation Mechanisms, Contention – Based MAC Protocols with Scheduling Mechanisms, MAC Protocols that use Directional Antennas, Other MAC Protocols.

UNIT - III: Routing Protocols

Introduction, Issues in Designing a Routing Protocol for Ad Hoc Wireless Networks, Classification of Routing Protocols, Table –Driven Routing Protocols, On – Demand Routing Protocols, Hybrid Routing Protocols, Routing Protocols with Efficient Flooding Mechanisms, Hierarchical Routing Protocols, Power – Aware Routing Protocols.

UNIT – IV:

Transport Layer Protocols

Introduction, Issues in Designing a Transport Layer Protocol for Ad Hoc Wireless Networks, Design Goals of a Transport Layer Protocol for Ad Hoc Wireless Networks, Classification of Transport Layer Solutions, TCP Over Ad Hoc Wireless Networks, Other Transport Layer Protocol for Ad Hoc Wireless Networks.

UNIT - V:

Quality of Service in Ad Hoc Wireless Networks:

Introduction, Real Time Traffic Support in Ad Hoc Wireless Networks, QoS Parameters in Ad Hoc Wireless Network, Issues and Challenges in providing QoS in Ad Hoc Wireless Networks, Classification of QoS Solutions: MAC Layer Solutions, Cluster TDMA, IEEE 802.11e, DBASE, Network Layer Solutions, QoS Routing Protocols, Ticket Based QoS Routing Protocol, Predictive Location Based QoS routing protocol, Trigger Based Distributed QoS Routing Protocol, QoS enabled AODV Routing Protocol, Bandwidth QoS Routing Protocol, On Demand QoS Routing Protocol, On Demand Link-State Multipath QoS Routing Protocol, Asynchronous Slot Allocation Strategies. QoS Frameworks for Ad Hoc Wireless Networks.

TEXT BOOKS:

- 1. Ad Hoc Wireless Networks: Architectures and Protocols C. Siva Ram Murthy and B.S.Manoj, 2004, PHI.
- 2. Wireless Networks P Nicopolitidis and M S Obaidat, Wiley India Edition 2003.

- 1. Wireless Communication Technology- Roy Blake, CENGAGE,2012
- 2. Wireless Ad- hoc and Sensor Networks: Protocols, Performance and Control Jagannathan Sarangapani, CRC Press.



(Accredited by NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad) (Aziz Nagar, C.B.Post, Hyderabad -500075)

M.Tech R15 Regulations

M. Tech - I Year - II Sem. (VLSI SYSTEM DESIGN)

VLSI LABORATORY - II

Note: All the following digital/analog circuits are to be designed and implemented using Cadence / Mentor Graphics / Synopsys / Equivalent CAD tools.

The design shall include Gate-level design/Transistor-level design/Hierarchical design/Verilog HDL or VHDL design, Logic synthesis, Simulation and verification, Scaling of CMOS Inverter for different technologies, study of secondary effects (temperature, power supply and process corners), Circuit optimization with respect to area, performance and/or power, Layout, Extraction of parasitics and back annotation, modifications in circuit parameters and layout consumption, DC/transient analysis, Verification of layouts (DRC, LVS).

VLSI Back End Design programs:

- 1. Introduction to layout design rules
- 2. Layout, physical verification, placement & route for complex design, static timing analysis, IR drop analysis and crosstalk analysis of the following:

CMOS inverter

CMOS NOR/ NAND gates

CMOS XOR and MUX gates

CMOS half adder and full adder

Static / Dynamic logic circuits (register cell) Latch

Pass transistor

- 12. Layout of any combinational circuit (complex CMOS logic gate)- Learning about data paths
- 13. Introduction to SPICE simulation and coding of NMOS/CMOS circuit
- 14. SPICE simulation of basic analog circuits: Inverter / Differential amplifier
- 15. Analog Circuit simulation (AC analysis) CS & CD amplifier
- 16. System level design using PLL



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

(Established by an Act No.30 of 2008 of A.P. State Legislature) Kukatpally, Hyderabad – 500 085, Andhra Pradesh (India)

M.Tech. (VLSI/ VLSI DESIGN/VLSI SYSTEM DESIGN)

COURSE STRUCTURE AND SYLLABUS

Code	Group	Subject	L	Ρ	Credits
		VLSI Technology and Design	3	0	3
		CMOS Analog Integrated Circuit Design	3	0	3
		CPLD and FPGA Architectures and	3	0	3
		Applications			
		CMOS Digital Integrated Circuit Design	3	0	3
	Elective -I	Digital System Design	3	0	3
		Hardware Software Co-Design			
		Device Modeling			
	Elective -II	Advance Operating Systems	3	0	3
		Micro Controllers for Embedded System Design			
		Advanced Computer Architecture			
	Lab	VLSI Laboratory – I	0	3	2
		Soft Skills Lab	-	-	2
		Total Credits	18	3	22
Year - II S	Semester				
Code	Group	Subject	L	Ρ	Credits
		Low Power VLSI Design	3	0	3
		CAD for VLSI Circuits	3	0	3
		CMOS Mixed Signal Circuit Design	3	0	3
		Design for Testability	3	0	3
	Elective - III	Scripting Languages	3	0	3
		Digital Signal Processors and Architectures			
		VLSI Signal Processing			
	Elective – IV	Optimization Techniques in VLSI Design	3	0	3
		System On Chip Architecture			
		Semiconductor Memory Design and Testing			
	Lab	VLSI Laboratory – II	0	3	2
		Seminar	-	-	2
		Total Credits	18	3	22
I Year - I S	Semester	•			•
Code	Group	Subject	L	Ρ	Credits
		Comprehensive Viva	-	-	2
		Project Seminar	0	3	2
		Project work	-	-	18
		Total Credits	-	3	22
I Year - II S	Semester	•		•	•
Code	Group	Subject	L	Ρ	Credits
		Project work and Seminar	_	L	22

Code	Group	Subject	L	Ρ	Credits
		Project work and Seminar	-	-	22
		Total Credits	-	-	22

VLSI TECHNOLOGY AND DESIGN

UNIT –I: Review of Microelectronics and Introduction to MOS Technologies: MOS, CMOS, BiCMOS Technology.

Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits: $I_{ds} - V_{ds}$ relationships, Threshold Voltage V_T , G_m , G_{ds} and ω_o , Pass Transistor, MOS, CMOS & Bi CMOS Inverters, Z_{pu}/Z_{pd} , MOS Transistor circuit model, Latch-up in CMOS circuits.

UNIT -II:

Layout Design and Tools:

Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools.

Logic Gates & Layouts:

Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays.

UNIT -III:

Combinational Logic Networks:

Layouts, Simulation, Network delay, Interconnect design, Power optimization, Switch logic networks, Gate and Network testing.

UNIT –IV:

Sequential Systems:

Memory cells and Arrays, Clocking disciplines, Design, Power optimization, Design validation and testing.

UNIT –V:

Floor Planning:

Floor planning methods, Global Interconnect, Floor Plan Design, Off-chip connections.

TEXT BOOKS:

- 1. Essentials of VLSI Circuits and Systems, K. Eshraghian Eshraghian. D, A. Pucknell, 2005, PHI.
- 2. Modern VLSI Design Wayne Wolf, 3rd Ed., 1997, Pearson Education.

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011.
- 2. Principals of CMOS VLSI Design N.H.E Weste, K. Eshraghian, 2nd Ed., Addison Wesley.

CMOS ANALOG INTEGRATED CIRCUIT DESIGN

UNIT -I:

MOS Devices and Modeling:

The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device Modeling - Simple MOS Large-Signal Model, Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model.

UNIT -II:

Analog CMOS Sub-Circuits:

MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

UNIT -III:

CMOS Amplifiers:

Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain Amplifiers Architectures.

UNIT -IV:

CMOS Operational Amplifiers:

Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power-Supply Rejection Ratio of Two-Stage Op Amps, Cascode Op Amps, Measurement Techniques of OP Amp.

UNIT -V:

Comparators:

Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

TEXT BOOKS:

- 1. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- Analysis and Design of Analog Integrated Circuits- Paul R. Gray, Paul J. Hurst, S. Lewis and R. G. Meyer, Wiley India, Fifth Edition, 2010.

- 1. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edn, 2013.
- 2. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition.
- 3. CMOS: Circuit Design, Layout and Simulation- Baker, Li and Boyce, PHI.

CPLD AND FPGA ARCHITECURES AND APPLICATIONS

UNIT-I:

Introduction to Programmable Logic Devices:

Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

UNIT-II:

Field Programmable Gate Arrays:

Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

UNIT -III:

SRAM Programmable FPGAs:

Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

UNIT -IV:

Anti-Fuse Programmed FPGAs:

Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.

UNIT -V:

Design Applications:

General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.

TEXT BOOKS:

- 1. Field Programmable Gate Array Technology Stephen M. Trimberger, Springer International Edition.
- 2. Digital Systems Design Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.

- 1. Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- 2. Digital Design Using Field Programmable Gate Arrays Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.
- 3. Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- 4. FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

CMOS DIGITAL INTEGRATED CIRCUIT DESIGN

UNIT –I:

MOS Design:

Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

UNIT –II:

Combinational MOS Logic Circuits:

MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

UNIT -III:

Sequential MOS Logic Circuits:

Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flipflop.

UNIT –IV:

Dynamic Logic Circuits:

Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

UNIT –V:

Semiconductor Memories:

Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory- NOR flash and NAND flash.

TEXT BOOKS:

- 1. Digital Integrated Circuit Design Ken Martin, Oxford University Press, 2011.
- CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3rd Ed., 2011.

- Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- Digital Integrated Circuits A Design Perspective, Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2nd Ed., PHI.

DIGITAL SYSTEM DESIGN (ELECTIVE -I)

UNIT -I:

Minimization and Transformation of Sequential Machines:

The Finite State Model – Capabilities and limitations of FSM – State equivalence and machine minimization – Simplification of incompletely specified machines.

Fundamental mode model – Flow table – State reduction – Minimal closed covers – Races, Cycles and Hazards.

UNIT -II:

Digital Design:

Digital Design Using ROMs, PALs and PLAs , BCD Adder, 32 – bit adder, State graphs for control circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner, Binary divider.

UNIT -III:

SM Charts:

State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary Multiplier, dice game controller.

UNIT -IV:

Fault Modeling & Test Pattern Generation:

Logic Fault model – Fault detection & Redundancy- Fault equivalence and fault location –Fault dominance – Single stuck at fault model – Multiple stuck at fault models –Bridging fault model. Fault diagnosis of combinational circuits by conventional methods – Path sensitization techniques, Boolean Difference method – Kohavi algorithm – Test algorithms – D algorithm, PODEM, Random testing, Transition count testing, Signature analysis and test bridging faults.

UNIT -V:

Fault Diagnosis in Sequential Circuits:

Circuit Test Approach, Transition Check Approach – State identification and fault detection experiment, Machine identification, Design of fault detection experiment

TEXT BOOKS:

- 1. Fundamentals of Logic Design Charles H. Roth, 5th Ed., Cengage Learning.
- Digital Systems Testing and Testable Design Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
- 3. Logic Design Theory N. N. Biswas, PHI

- 1. Switching and Finite Automata Theory Z. Kohavi , 2nd Ed., 2001, TMH
- 2. Digital Design Morris Mano, M.D.Ciletti, 4th Edition, PHI.
- 3. Digital Circuits and Logic Design Samuel C. Lee, PHI

HARDWARE - SOFTWARE CO-DESIGN (ELECTIVE -I)

UNIT –I:

Co- Design Issues:

Co- Design Models, Architectures, Languages, A Generic Co-design Methodology.

Co- Synthesis Algorithms:

Hardware software synthesis algorithms: hardware – software partitioning distributed system cosynthesis.

UNIT -II:

Prototyping and Emulation:

Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure

Target Architectures:

Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT -III:

Compilation Techniques and Tools for Embedded Processor Architectures:

Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

UNIT –IV:

Design Specification and Verification:

Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

UNIT –V:

Languages for System – Level Specification and Design-I:

System – level specification, design representation for system level synthesis, system level specification languages,

Languages for System – Level Specification and Design-II:

Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

TEXT BOOKS:

- 1. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf 2009, Springer.
- 2. Hardware / Software Co- Design Giovanni De Micheli, Mariagiovanna Sami, 2002, Kluwer Academic Publishers

REFERENCE BOOKS:

1. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont - 2010 - Springer
DEVICE MODELLING (ELECTIVE -I)

UNIT -I:

Introduction to Semiconductor Physics:

Review of Quantum Mechanics, Boltzman transport equation, Continuity equation, Poisson equation. Integrated Passive Devices:

Types and Structures of resistors and capacitors in monolithic technology, Dependence of model parameters on structures

UNIT -II:

Integrated Diodes:

Junction and Schottky diodes in monolithic technologies – Static and Dynamic behavior – Small and large signal models – SPICE models

Integrated Bipolar Transistor:

Types and structures in monolithic technologies – Basic model (Eber-Moll) – Gunmel - Poon modeldynamic model, Parasitic effects – SPICE model –Parameter extraction

UNIT -III:

Integrated MOS Transistor:

NMOS and PMOS transistor – Threshold voltage – Threshold voltage equations – MOS device equations – Basic DC equations second order effects – MOS models – small signal AC characteristics – MOS FET SPICE model level 1, 2, 3 and 4

UNIT -IV:

VLSI Fabrication Techniques: An overview of wafer fabrication, Wafer Processing – Oxidation – Patterning – Diffusion – Ion Implantation – Deposition – Silicon gate nMOS process – CMOS processes – n-well- p-well- twin tub- Silicon on insulator – CMOS process enhancements – Interconnects circuit elements

UNIT -V:

Modeling of Hetero Junction Devices: Band gap Engineering, Band gap Offset at abrupt Hetero Junction, Modified current continuity equations, Hetero Junction bipolar transistors (HBTs), SiGe

TEXT BOOKS:

- Introduction to Semiconductor Materials and Devices Tyagi M. S, 2008, John Wiley Student Edition.
- 2. Solid State Circuits Ben G. Streetman, Prentice Hall, 1997

- 1. Physics of Semiconductor Devices Sze S. M, 2nd Edition, Mcgraw Hill, New York, 1981.
- 2. Introduction to Device Modeling and Circuit Simulation Tor A. Fijedly, Wiley-Interscience, 1997.
- Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011

ADVANCED OPERATING SYSTEMS (ELECTIVE -II)

UNIT –I:

Introduction to Operating Systems:

Overview of computer system hardware, Instruction execution, I/O function, Interrupts, Memory hierarchy, I/O Communication techniques, Operating system objectives and functions, Evaluation of operating System

UNIT –II:

Introduction to UNIX and LINUX:

Basic Commands & Command Arguments, Standard Input, Output, Input / Output Redirection, Filters and Editors, Shells and Operations

UNIT –III:

System Calls:

System calls and related file structures, Input / Output, Process creation & termination. Inter Process Communication:

Introduction, File and record locking, Client – Server example, Pipes, FIFOs, Streams & Messages, Name Spaces, Systems V IPC, Message queues, Semaphores, Shared Memory, Sockets & TLI.

UNIT -IV:

Introduction to Distributed Systems:

Goals of distributed system, Hardware and software concepts, Design issues.

Communication in Distributed Systems:

Layered protocols, ATM networks, Client - Server model, Remote procedure call and Group communication.

UNIT –V:

Synchronization in Distributed Systems:

Clock synchronization, Mutual exclusion, E-tech algorithms, Bully algorithm, Ring algorithm, Atomic transactions

Deadlocks:

Dead lock in distributed systems, Distributed dead lock prevention and distributed dead lock detection.

TEXT BOOKS:

- 1. The Design of the UNIX Operating Systems Maurice J. Bach, 1986, PHI.
- 2. Distributed Operating System Andrew. S. Tanenbaum, 1994, PHI.
- 3. The Complete Reference LINUX Richard Peterson, 4th Ed., McGraw Hill.

- 1. Operating Systems: Internal and Design Principles Stallings, 6th Ed., PE.
- 2. Modern Operating Systems Andrew S Tanenbaum, 3rd Ed., PE.
- 3. Operating System Principles Abraham Silberchatz, Peter B. Galvin, Greg Gagne, 7th Ed., John Wiley
- 4. UNIX User Guide Ritchie & Yates.
- 5. UNIX Network Programming W.Richard Stevens, 1998, PHI.

MICROCONTROLLERS FOR EMBEDDED SYSTEM DESIGN (ELECTIVE -II)

UNIT –I:

ARM Architecture:

ARM Design Philosophy, Registers, Program Status Register, Instruction Pipeline, Interrupts and Vector Table, Architecture Revision, ARM Processor Families.

UNIT –II:

ARM Programming Model – I:

Instruction Set: Data Processing Instructions, Addressing Modes, Branch, Load, Store Instructions, PSR Instructions, Conditional Instructions.

UNIT -III:

ARM Programming Model – II:

Thumb Instruction Set: Register Usage, Other Branch Instructions, Data Processing Instructions, Single-Register and Multi Register Load-Store Instructions, Stack, Software Interrupt Instructions

UNIT –IV:

ARM Programming:

Simple C Programs using Function Calls, Pointers, Structures, Integer and Floating Point Arithmetic, Assembly Code using Instruction Scheduling, Register Allocation, Conditional Execution and Loops.

UNIT –V:

Memory Management:

Cache Architecture, Polices, Flushing and Caches, MMU, Page Tables, Translation, Access Permissions, Context Switch.

TEXT BOOKS:

1. ARM Systems Developer's Guides- Designing & Optimizing System Software – Andrew N. Sloss, Dominic Symes, Chris Wright, 2008, Elsevier.

REFERENCE BOOKS:

1. Embedded Microcomputer Systems, Real Time Interfacing – Jonathan W. Valvano – Brookes / Cole, 1999, Thomas Learning.

ADVANCED COMPUTER ARCHITECTURE (ELECTIVE -II)

UNIT -I:

Fundamentals of Computer Design:

Fundamentals of Computer design, Changing faces of computing and task of computer designer, Technology trends, Cost price and their trends, measuring and reporting performance, Quantitative principles of computer design, Amdahl's law.

Instruction set principles and examples- Introduction, classifying instruction set- memory addressingtype and size of operands, Operations in the instruction set.

UNIT –II:

Pipelines:

Introduction, basic RISC instruction set, Simple implementation of RISC instruction set, Classic five stage pipe lined RISC processor, Basic performance issues in pipelining, Pipeline hazards, Reducing pipeline branch penalties.

Memory Hierarchy Design:

Introduction, review of ABC of cache, Cache performance, Reducing cache miss penalty, Virtual memory.

UNIT -III:

Instruction Level Parallelism (ILP) - The Hardware Approach:

Instruction-Level parallelism, Dynamic scheduling, Dynamic scheduling using Tomasulo's approach, Branch prediction, High performance instruction delivery- Hardware based speculation.

ILP Software Approach:

Basic compiler level techniques, Static branch prediction, VLIW approach, Exploiting ILP, Parallelism at compile time, Cross cutting issues - Hardware verses Software.

UNIT –IV:

Multi Processors and Thread Level Parallelism:

Multi Processors and Thread level Parallelism- Introduction, Characteristics of application domain, Systematic shared memory architecture, Distributed shared – Memory architecture, Synchronization.

UNIT –V:

Inter Connection and Networks:

Introduction, Interconnection network media, Practical issues in interconnecting networks, Examples of inter connection, Cluster, Designing of clusters.

Intel Architecture: Intel IA-64 ILP in embedded and mobile markets Fallacies and pit falls.

TEXT BOOKS:

1. John L. Hennessy, David A. Patterson - Computer Architecture: A Quantitative Approach, 3rd Edition, an Imprint of Elsevier.

- 1. John P. Shen and Miikko H. Lipasti -, Modern Processor Design : Fundamentals of Super Scalar Processors
- 2. Computer Architecture and Parallel Processing Kai Hwang, Faye A.Brigs., MC Graw Hill.
- 3. Advanced Computer Architecture A Design Space Approach, Dezso Sima, Terence Fountain, Peter Kacsuk, Pearson Ed.

VLSI LABORATORY - I

Note: All the following digital circuits are to be designed and implemented using Cadence / Mentor Graphics / Synopsys / Equivalent CAD tools.

VLSI Front End Design programs:

Programming can be done using any HDL complier, Verification of the Functionality of the module using functional Simulator, Timing Simulation for Critical Path time Calculation, Synthesis of module, Place & Route and implementation of design using FPGA/CPLD Devices.

- 1. HDL code to realize all the logic gates
- 2. Design and Simulation of Half and Full adders, Serial Binary Adder, Multi Precision Adder, Carry Look Ahead Adder.
- 3. Design of 2-to-4 decoder
- 4. Design of 8-to-3 encoder (without and with priority)
- 5. Design of 8-to-1 multiplexer and 1x8 Demultiplexer
- 6. Design of 4 bit binary to gray code converter
- 7. Design of 4-bit comparator
- Besign of flip flops: SR, D, JK, T
 Design of 4-bit binary, BCD counters (synchronous/ asynchronous reset).
- 10. Design of a N- bit shift register of Serial- in Serial -out, Serial in parallel out, Parallel in Serial out and Parallel in Parallel Out.
- 11. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
- 12. Design of 4- Bit Multiplier and 4-bit Divider.
- 13. Design of ALU to Perform ADD, SUB, AND, OR, 1's compliment, 2's Compliment, Multiplication and Division.
- 14. Design of Finite State Machine.

LOW POWER VLSI DESIGN

UNIT –I:

Fundamentals:

Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects – Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.

UNIT –II:

Low-Power Design Approaches:

Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches.

Switched Capacitance Minimization Approaches:

System Level Measures, Circuit Level Measures, Mask level Measures.

UNIT –III:

Low-Voltage Low-Power Adders:

Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques –Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.

UNIT –IV:

Low-Voltage Low-Power Multipliers:

Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

UNIT -V:

Low-Voltage Low-Power Memories:

Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

TEXT BOOKS:

- 1. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.
- Low-Voltage, Low-Power VLSI Subsystems Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Low Power CMOS Design AnanthaChandrakasan, IEEE Press/Wiley International, 1998.
- 3. Low Power CMOS VLSI Circuit Design Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.
- 4. Practical Low Power Digital VLSI Design Gary K. Yeap, Kluwer Academic Press, 2002.
- 5. Low Power CMOS VLSI Circuit Design A. Bellamour, M. I. Elamasri, Kluwer Academic Press, 1995.
- 6. Leakage in Nanometer CMOS Technologies Siva G. Narendran, AnathaChandrakasan, Springer, 2005.

CAD FOR VLSI CIRCUITS

UNIT -I:

VLSI Physical Design Automation:

VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles;

UNIT -II:

Partitioning, Floor Planning, Pin Assignment and Placement:

Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing, Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments, Placement – Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms;

UNIT -III:

Global Routing and Detailed Routing:

Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms;

UNIT -IV:

Physical Design Automation of FPGAs:

FPGA Technologies, Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-Segmented model, Routing Algorithms for the Segmented Model;

Physical Design Automation of MCMs:

Introduction to MCM Technologies, MCM Physical Design Cycle.

UNIT -V:

Chip Input and Output Circuits:

ESD Protection, Input Circuits, Output Circuits and $L\left(\frac{di}{dt}\right)$ noise, On-chip clock Generation and Distribution, Latch-up and its prevention.

TEXT BOOKS:

- 1. Algorithms for VLSI Physical Design Automation by Naveed Shervani, 3rd Edition, 2005, Springer International Edition.
- CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3rd Ed., 2011.

- 1. VLSI Physical Design Automation-Theory and Practice by Sadiq M Sait, Habib Youssef, World Scientific.
- 2. Algorithms for VLSI Design Automation, S. H. Gerez, 1999, Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd.
- 3. VLSI Physical Design Automation by Sung Kyu Lim, Springer International Edition.

CMOS MIXED SIGNAL CIRCUIT DESIGN

UNIT -I:

Switched Capacitor Circuits:

Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

UNIT -II:

Phased Lock Loop (PLL):

Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications

UNIT -III:

Data Converter Fundamentals:

DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters

UNIT -IV:

Nyquist Rate A/D Converters:

Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Time-interleaved converters.

UNIT -V:

Oversampling Converters:

Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A

TEXT BOOKS:

- 1. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002
- 2. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 3. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013

- 1. CMOS Integrated Analog-to- Digital and Digital-to-Analog converters-Rudy Van De Plassche, Kluwer Academic Publishers, 2003
- 2. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Interscience, 2005.
- 3. CMOS Mixed-Signal Circuit Design R. Jacob Baker, Wiley Interscience, 2009.

DESIGN FOR TESTABILITY

UNIT -I:

Introduction to Testing:

Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.

UNIT -II:

Logic and Fault Simulation:

Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation, ATPG.

UNIT -III:

Testability Measures:

SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

UNIT -IV:

Built-In Self-Test:

The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

UNIT -V:

Boundary Scan Standard:

Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

TEXT BOOKS:

1. Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits - M.L. Bushnell, V. D. Agrawal, Kluwer Academic Pulishers.

REFERENCE BOOKS:

1. Digital Systems and Testable Design - M. Abramovici, M.A.Breuer and A.D Friedman, Jaico Publishing House.

Digital Circuits Testing and Testability - P.K. Lala, Academic Press.

SCRIPTING LANGUAGES FOR VLSI (ELECTIVE -III)

UNIT -I:

Introduction to Scripts and Scripting:

Characteristics and uses of scripting languages, Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built-in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.

UNIT -II:

Advanced PERL:

Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems, Security issues.

UNIT -III:

TCL:

The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.

UNIT -IV:

Advanced TCL:

The eval, source, exec and up-level commands, Libraries and packages, Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts-and-bolts' internet programming, Security issues, running untrusted code, The C interface.

UNIT -V:

TK and JavaScript:

Visual tool kits, Fundamental concepts of TK, TK by example, Events and bindings, Geometry managers, PERL-TK.

JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script core language, Basic concepts of Pythan.

Object Oriented Programming Concepts (Qualitative Concepts Only): Objects, Classes, Encapsulation, Data Hierarchy.

TEXT BOOKS:

- 1. The World of Scripting Languages- David Barron, Wiley Student Edition, 2010.
- 2. Practical Programming in Tcl and Tk Brent Welch, Ken Jones and Jeff Hobbs., Fourth edition.
- 3. Java the Complete Reference Herbert Schildt, 7th Edition, TMH.

- 1. Tcl/Tk: A Developer's Guide- Clif Flynt, 2003, Morgan Kaufmann SerieS.
- 2. Tcl and the Tk Toolkit- John Ousterhout, 2nd Edition, 2009, Kindel Edition.
- 3. Tcl 8.5 Network Programming book-Wojciech Kocjan and Piotr Beltowski, Packt Publishing.
- 4. Tcl/Tk 8.5 Programming Cookbook- Bert Wheeler

DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES (ELECTIVE -III)

UNIT –I:

Introduction to Digital Signal Processing:

Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

Computational Accuracy in DSP Implementations:

Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

UNIT –II:

Architectures for Programmable DSP Devices:

Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

UNIT -III:

Programmable Digital Signal Processors:

Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

UNIT –IV:

Analog Devices Family of DSP Devices:

Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor.

Introduction to Black fin Processor - The Black fin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

UNIT –V:

Interfacing Memory and I/O Peripherals to Programmable DSP Devices:

Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

TEXT BOOKS:

- 1. Digital Signal Processing Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
- 2. A Practical Approach To Digital Signal Processing K Padmanabhan, R. Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009
- Embedded Signal Processing with the Micro Signal Architecture: Woon-Seng Gan, Sen M. Kuo, Wiley-IEEE Press, 2007

- 1. Digital Signal Processors, Architecture, Programming and Applications B. Venkataramani and M. Bhaskar, 2002, TMH.
- 2. Digital Signal Processing Jonatham Stein, 2005, John Wiley.
- 3. DSP Processor Fundamentals, Architectures & Features Lapsley et al. 2000, S. Chand & Co.
- 4. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI
- 5. The Scientist and Engineer's Guide to Digital Signal Processing by Steven W. Smith, Ph.D., California Technical Publishing, ISBN 0-9660176-3-3, 1997
- 6. Embedded Media Processing by David J. Katz and Rick Gentile of Analog Devices, Newnes , ISBN 0750679123, 2005

VLSI SIGNAL PROCESSING (ELECTIVE -III)

UNIT -I:

Introduction to DSP:

Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms **Pipelining and Parallel Processing:**

Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power

Retiming:

Introduction – Definitions and Properties – Solving System of Inequalities – Retiming Techniques

UNIT -II:

Folding and Unfolding:

Folding: Introduction -Folding Transform - Register minimization Techniques – Register minimization in folded architectures – folding of multirate systems

Unfolding: Introduction – An Algorithm for Unfolding – Properties of Unfolding – critical Path, Unfolding and Retiming – Applications of Unfolding

UNIT -III:

Systolic Architecture Design:

Introduction – Systolic Array Design Methodology – FIR Systolic Arrays – Selection of Scheduling Vector – Matrix Multiplication and 2D Systolic Array Design – Systolic Design for Space Representations contain Delays

UNIT -IV:

Fast Convolution:

Introduction – Cook-Toom Algorithm – Winogard algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection

UNIT -V:

Low Power Design:

Scaling Vs Power Consumption –Power Analysis, Power Reduction techniques – Power Estimation Approaches

Programmable DSP: Evaluation of Programmable Digital Signal Processors, DSP Processors for Mobile and Wireless Communications, Processors for Multimedia Signal Processing

TEXT BOOKS:

- 1. VLSI Digital Signal Processing- System Design and Implementation Keshab K. Parhi, 1998, Wiley Inter Science.
- 2. VLSI and Modern Signal Processing Kung S. Y, H. J. While House, T. Kailath, 1985, Prentice Hall.

- 1. Design of Analog Digital VLSI Circuits for Telecommunications and Signal Processing – Jose E. France, Yannis Tsividis, 1994, Prentice Hall.
- 2. VLSI Digital Signal Processing Medisetti V. K, 1995, IEEE Press (NY), USA.

OPTIMIZATION TECHNIQUES IN VLSI DESIGN (ELECTIVE -IV)

UNIT –I:

Statistical Modeling:

Modeling sources of variations, Monte Carlo techniques, Process variation modeling- Pelgrom s model, Principle component based modeling, Quad tree based modeling, Performance modeling-Response surface methodology, delay modeling, interconnect delay models.

UNIT –II:

Statistical Performance, Power and Yield Analysis

Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, High level statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.

UNIT -III:

Convex Optimization:

Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floor planning, wire sizing, Approximation and fitting- Monomial fitting, Maxmonomial fitting, Posynomial fitting.

UNIT –IV:

Genetic Algorithm:

Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, Mapping for FPGA- Automatic test generation- Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS-Standard cell placement-GASP algorithm-unified algorithm.

UNIT –V:

GA Routing Procedures and Power Estimation:

Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation-application of GA-Standard cell placement-GA for ATG-problem encoding- fitness function-GA Vs Conventional algorithm.

TEXT BOOKS / REFERENCE BOOKS:

- 1. Statistical Analysis and Optimization for VLSI: Timing and Power Ashish Srivastava, Dennis Sylvester, David Blaauw, Springer, 2005.
- 2. Genetic Algorithm for VLSI Design, Layout and Test Automation Pinaki Mazumder, E.Mrudnick, Prentice Hall,1998.
- 3. Convex Optimization Stephen Boyd, Lieven Vandenberghe, Cambridge University Press, 2004.

SYSTEM ON CHIP ARCHITECTURE (ELECTIVE -IV)

UNIT –I:

Introduction to the System Approach:

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

UNIT –II:

Processors:

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

UNIT –III:

Memory Design for SOC:

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation, SOC Memory System, Models of Simple Processor – memory interaction.

UNIT -IV:

Interconnect Customization and Configuration:

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

UNIT –V:

Application Studies / Case Studies:

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

TEXT BOOKS:

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.
- 2. ARM System on Chip Architecture Steve Furber –2nd Ed., 2000, Addison Wesley Professional.

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1st Ed., 2004, Springer
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) Jason Andrews Newnes, BK and CDROM.
- 3. System on Chip Verification Methodologies and Techniques –Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.

SEMICONDUCTOR MEMORY DESIGN AND TESTING (ELECTIVE -IV)

UNIT -I:

Random Access Memory Technologies:

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM

UNIT -II:

Non-volatile Memories:

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture

UNIT -III:

Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance: RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory

UNIT -IV:

Semiconductor Memory Reliability and Radiation Effects:

General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures

UNIT -V:

Advanced Memory Technologies and High-density Memory Packing Technologies: Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions

TEXT BOOKS:

- 1. Semiconductor Memories Technology Ashok K. Sharma, 2002, Wiley.
- 2. Advanced Semiconductor Memories Architecture, Design and Applications Ashok K. Sharma- 2002, Wiley.
- Modern Semiconductor Devices for Integrated Circuits Chenming C Hu, 1st Ed., Prentice Hall.

VLSI LABORATORY - II

Note: All the following digital/analog circuits are to be designed and implemented using Cadence / Mentor Graphics / Synopsys / Equivalent CAD tools.

The design shall include Gate-level design/Transistor-level design/Hierarchical design/Verilog HDL or VHDL design, Logic synthesis, Simulation and verification, Scaling of CMOS Inverter for different technologies, study of secondary effects (temperature, power supply and process corners), Circuit optimization with respect to area, performance and/or power, Layout, Extraction of parasitics and back annotation, modifications in circuit parameters and layout consumption, DC/transient analysis, Verification of layouts (DRC, LVS).

VLSI Back End Design programs:

- 1. Introduction to layout design rules
- 2. Layout, physical verification, placement & route for complex design, static timing analysis, IR drop analysis and crosstalk analysis of the following:
 - CMOS inverter
 - CMOS NOR/ NAND gates
 - CMOS XOR and MUX gates
 - CMOS half adder and full adder
 - Static / Dynamic logic circuits (register cell)
 - Latch
 - Pass transistor
- 3. Layout of any combinational circuit (complex CMOS logic gate)- Learning about data paths
- 4. Introduction to SPICE simulation and coding of NMOS/CMOS circuit
- 5. SPICE simulation of basic analog circuits: Inverter / Differential amplifier
- 6. Analog Circuit simulation (AC analysis) CS & CD amplifier
- 7. System level design using PLL